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Abstract
Firstly, this thesis investigates the electrical power harmonics in an attempt to
utilize harmonic current and its distortion power in a novel idea to reconvert the
distortion power into useful power. This is done, in order to feed dierent DC or
AC loads in single and three-phase power system by using passive or active lters
and accordingly, develop a new topology of hybrid active power lter (HAPF). In
addition, this circuit can be considered as a power factor corrector (PFC) because
it reduces the total harmonic distortion (THD) and improves the power factor
(PF).
Secondly, this thesis works on a new design of active power factor correction
(APFC) circuit presenting two circuits with the same design principle: the rst
design consists of two active switches without an external complex control circuit,
while the second design contains a single active switch with an additional control
circuit. The main contribution of this circuit is 98% reduction of the inductor's
value used in the newly proposed PFC circuit in comparison with the conventional
boost converter which may lead to a huge reduction in size, weight and the cost
of the new PFC circuit.
Also, the active switches depend on a carefully designed switching pattern that
results in an elimination of the third order harmonic from the input source current
which decreases the value of total current harmonic distortion (THDI) to (14%)
and improves the input PF to (0.99). Consequently, the simplicity of the design
without requiring a complex control circuit and without a snubber circuit plus
the minimum size of inductor, gives the newly proposed circuit the superiority on
other PFC circuits.
Thirdly, this research aims to describe the distortion power through submitting
two novel power terms called eective active power (Pef ) & reactive power (Qef )
terms with a new power diagram called Right-Angled Power Triangle (RAPT)
Diagram. In addition, a novel denition of total apparent power (St) has been
submitted in order to illustrate the physical meaning of (St) in non-sinusoidal
systems.
The new RAPT Diagram is based on the orthogonality law and depends on
geometrical summation to describe the relationship between dierent aspects
(apparent-active-reactive) of power, and dierent components (total-fundamental-
distortion), drawing a bridge to connect the time domain with the frequency do-
main in a two-dimensional diagram.
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Introduction
1.1 Background of Thesis
The electrical power grid has been designed to be compatible with linear loads
and sinusoidal currents and voltages. However, the existence of non-linear loads
and non-sinusoidal currents and voltages compel researchers to use additional
equipment in order to make the electrical systems consistent with the variety of
loads [1]. The power system harmonic is a subject of continuous research since
rst identied as a problem in the power grid system in 1892 in [2]. This was the
rst time a problem that aects an electric equipment had been addressed using
harmonic analysis as a tool. This happened when a distorted power was observed
as a distorted voltage and current waveforms in the power grid [3].
In the past, the amount of distortion in a power system has been non-signicant,
because of the lack of using variable frequency equipment. However, with the
invention of power electronics (PE) devices and a large number of applications
which are used in daily life, the level of harmonic currents and voltages in a
distribution power system is highly considerable, and poses a serious problem to
the power grid. Therefore, nowadays any power system requires careful analysis
of the harmonics generation and measurements. Also, requires a comprehensive
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study on the deleterious eects, methods of controlling and reducing the harmonics
amount to an acceptable level [1].
Since the last decade of the 19th century until today, electrical engineers worked
intensively to successfully invent several methods to eliminate harmonics and dis-
tortion power from the system in order to dispose of the harmful eects of the
harmonics on system equipment, and on the power quality in general [3].
On the other hand, harmonic power had been used as a useful element in many
electrical applications and engineers tended to take advantage of the harmonic
as it is a xed part in the power system [4], [5]. The rst part of this research
investigates a novel idea to take benet of harmonic current in order to feed
dierent electrical loads.
At present, the design of the majority of contemporary digital and electronic
appliances contain AC/DC power conversion circuits within their architectures,
and is widely used in adjustable speed drives (ASD), switch mode power supplies
(SMPS) and uninterrupted power supplies (UPS) equipment [6]. These devices
are non-linear loads and result in the generation of harmonics at the source side.
Therefore, researchers have invented many solutions in order to decrease the THD,
obtain the unity PF at the input side and achieve regulated output voltage at
the output side [7]. However, the size, cost and design simplicity are always
comparative parameters among power factor correction (PFC) circuits.
The second part of this research has been dedicated to the design of a new PFC
circuit using a simple design without external complex control circuit, and a small
size inductor (less than 98% of the inductor used in a traditional boost convert).
The distortion power (D), was rst dened in 1927 [8] with the beginning of the
rst power theory. Since then, researchers have tried to redene the distortion
power in many forms using time and frequency domains in order to describe it
accurately as it is an important component to understand the characteristics of
the non-sinusoidal electrical system. Accordingly, two new power terms called
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eective active power (Pef ) and eective reactive power (Qef ) with a novel power
diagram called right-angled power triangle (RAPT) Diagram and new denition
of total apparent power (St) in non-sinusoidal power systems have been presented
in the third part of this thesis.
1.2 Overview of Distortion Power
The losses of power quality under non-sinusoidal conditions was characterized by
non-useful power called the distortion power (D), which has been introduced as
equation 1.1, by Budeanu in 1927 [8]. Distortion Power was dened as:
D2 = S2 − P 2 −Q2 (1.1)
S: The apparent power (VA).
P: The active (Real) power (Watt).
Q: The reactive power (Var).
1.2.1 Denition of Power Harmonics
According to [9], harmonics can be dened as "a sinusoidal wave (current or
voltage), having frequencies that are integer multiples of the frequency at which
the supply system is designed to operate". Distorted waveforms can be produced
by merging harmonics with the fundamental wave [10].
1.2.2 Denition of Total Harmonic Distortion (THD)
Total harmonic distortion can be dened as: "The ratio of the summation of
root-mean-square of the harmonic contents to the root-mean-square value of the
fundamental quantity, expressed as a percent of the fundamental" as described
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in [10]. THD, can be described as in equation 1.2:
THD =
√∑
of squares of amplitudes of all harmonics
Square of the amplitude of the fundamental
x 100% (1.2)
1.2.2.1 Equations for Common Harmonic Indices
RMS voltage in presence of harmonics can be written as the following equations [1]:
Vrms =
√√√√
h=∞∑
h=1
V 2h,rms (1.3)
And similarly, the expression for the current is:
Irms =
√√√√
h=∞∑
h=1
I2h,rms (1.4)
The total distortion factor for the voltage is:
THDV =
√∑h=∞
h=2 V
2
h,rms
V1,rms
(1.5)
Where V1,rms is the fundamental voltage. This can be written as:
THDV =
√
(
Vrms
V1,rms
)2 − 1 (1.6)
or
Vrms = V1,rms
√
1 + THD2V (1.7)
Similarly,
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THDI =
√∑h=∞
h=2 I
2
h,rms
I1,rms
=
√
(
Irms
I1,rms
)2 − 1 (1.8)
Irms = I1,rms
√
1 + THD2I (1.9)
Where I1,rms is the fundamental current.
1.2.3 Interharmonics
IEC-61000-2-1 Standards in 1990, denes interharmonic as follows: "Between the
harmonics of the power frequency voltage and current, further frequencies can
be observed which are not an integer of the fundamental. They can appear as
discrete frequencies or as a wideband spectrum" [11].
Harmonics and interharmonics of a waveform can be dened regarding its spectral
components in the quasi-steady state over a scope of frequencies. Table (1.1)
supplies an ordinary, yet ecient mathematical denition:
Table 1.1: Harmonics types
Harmonic f = h x f1 where h is an integer > 0
DC f = 0 Hz f = h x f, where (h) = 0
Interharmonic f 6= h x f1 where h is an integer > 0
Sub-harmonic f > 0 Hz & f < f1 f1 is the fundamental power system frequency
The term sub-harmonic is a special case of interharmonic for frequency compo-
nents less than the system frequency.
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1.2.3.1 Sources of Interharmonics
The main source among interharmonic sources is the cycloconverter. Cyclocon-
verters are well-established, reliable units used in a variety of applications from
rolling-mill and linear motor drives to static-var generators [11]. Other sources of
interharmonics are:
1. Induction motors (wound rotor and sub-synchronous converter cascade).
2. Induction furnaces.
3. Integral cycle control (heating applications).
4. Low frequency power line carrier (ripple control).
1.2.4 Denition of Power Factor
Power factor (PF) is dened as: "the ratio of the real power (P) to apparent
power (S)", as shown in equation 1.10; or it is the cosine (for pure sine wave for
both current and voltage) of the phase angle between the current and voltage
waveforms.
PF =
Real Power
Apparent Power
(1.10)
Real power (watts) produces a real work; this is the energy transfer element.
Reactive power is the required power to generate the magnetic elds to enable the
real work to be done, where apparent power is considered the total power that
the power company supplies. This total power is the power supplied by the power
mains to produce the required amount of real power [12].
If the current and the voltage are both sinusoidal and in phase, the power factor
(PF) is unity. If both are sinusoidal but not in phase, the power factor is the
cosine of the phase angle. In elementary courses in electricity, this is sometimes
taught as the denition of the power factor, but it applies only in the special case,
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where both the current and voltage are pure sine waves. This occurs when the
load is composed of resistive, capacitive and inductive elements and all are linear
(invariant with current and voltage) [12].
As a result of the input circuitry, switched-mode power supplies (SMPS), present
a non-linear impedance to the mains. The input circuit normally consists of a
half-wave or a full-wave rectier followed by a storage capacitor.
Assuming an ideal sinusoidal input voltage source, the power factor can be ex-
pressed as the product of the distortion factor and the displacement factor. The
distortion factor (Kd), is the ratio of the fundamental root-mean-square (RMS)
current (I1rms) to the total RMS current (Irms). The displacement factor (kθ)
is the cosine of the displacement angle (φ) between the fundamental input cur-
rent and the input voltage. For sinusoidal voltage and non-sinusoidal current,
equation 1.11 can be expressed as:
PF =
VrmsI1rms cosφ
VrmsIrms
=
I1rms
Irms
cosφ (1.11)
The distortion factor (Kd) is given by the following equation:
Kd =
I1rms
Irms
(1.12)
The displacement factor (Kθ) is given by the following equation:
Kθ = cosφ (1.13)
∴ PF = Kθ.Kd (1.14)
∴ PFTotal = PFdisplacement.PFdistortion (1.15)
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The displacement factor (Kθ) can be easily made unity with a capacitor or in-
ductor, but making the distortion factor (Kd) unity is more dicult. When a
converter has less than unity power factor, it means that the converter absorbs
apparent power higher than the active power. This means that the power source
has a higher VA rating than what the load needs. In addition, the harmonic cur-
rents generated by the converter in the power source aects other equipment [1].
1.3 Relationship Between PF & THD
The following equations link total current harmonic distortion to power factor.
THD(%) =
√
(
1
K2d
− 1)× 100% (1.16)
Kd =
1√
1 + (THD(%)
100
)2
(1.17)
Therefore, when the fundamental component of the input current is in phase with
the input voltage, Kθ = 1. Then, in this case: PF = Kd.Kθ = Kd
Then:
PF =
1√
1 + (THDI(%)
100
)2
(1.18)
The purpose of the power factor correction circuit is to minimize the input current
distortion and make the current in phase with the voltage.
When the power factor is not unity, the current waveform does not follow the
voltage waveform. Consequently, power losses may increase and may transfer to
the neutral line and damage other equipment connected to the line [1].
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1.4 Reason of Harmonics
PE devices which represent non-linear loads are the main reasons for harmonic
existence in the power grid. Harmonics are generated when non-linear devices
inject current with recursive pulses. As a result of harmonics current, non-linear
voltage drops happened at the point of common coupling (PCC) in the power
system [1]. A linear component in power grids is an item that draws a current
waveform which is same as the voltage as shown in gure 1.1a. On the other
hand, the current waveform on a non-linear load is not the same as the voltage as
shown in gure 1.1b.
(a) Waveforms at linear load (b) Waveforms at non-linear load
(c) Input waveform at non-linear load
Figure 1.1: Waveforms of linear, non-linear and harmonic components
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Regular examples of non-linear loads include rectiers, uninterruptable power sup-
ply (UPS) units, discharge lighting, adjustable speed motor drives, electric ballast,
vapour mercury, halogen spotlight, halogen with dimmer and arcing equipment.
The current drawn by non-linear loads is not sinusoidal but is periodic. Periodic
waveforms can be dened mathematically as a series of sinusoidal elements that
have been summed together as shown in gure 1.1c. The sinusoidal elements are
integer multiples of the fundamental frequency (50 Hz) [13].
As previously mentioned, PE apparatus are the main sources of the harmonics.
However, the economic gains of using PE devices are much more important than
losses caused by harmonics which may be produced by these apparatus. As a
result of this growing, the harmonics generation rate extremely increased to be
higher than its elimination rate in the distribution system [14].
1.5 Harmful Eects of Harmonics
The eect of non-linear loads causes a discontinuous current which shapes har-
monic current on power systems. This harmonic current, aect the electrical grid
negatively and lead to dierent problems. The general problems focused on ther-
mal overloading, disruption, and dielectric stressing [15]. According to [1618],
high degrees of stress or harmonic distortion can lead to problems for the utility's
power grid distribution, ineective power system and many drawbacks on the grid
equipment. In general, these eects can be summarized as below [19]:
1. A reactive power overload, resonance, and harmonic amplication may cause
a capacitor bank failure. This would cause nuisance fuse operation.
2. Excessive losses, heating, harmonic torques, and oscillations in induction
and synchronous machines, which may give rise to torsional stresses.
3. Increase in negative sequence current loading of synchronous generators,
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endangering the rotor circuit and windings.
4. Generation of harmonic uxes and increase in ux density in transformers,
eddy current heating, and consequent derating.
5. Over voltages and excessive currents in the power system, resulting from
resonance.
6. Derating of cables due to additional eddy current heating and skin eect
losses.
7. Inductive interference with telecommunication circuits.
8. Signal interference in solid-state and microprocessor-controlled systems.
9. Relay malfunction.
10. Harmonics interference with ripple control and power line carrier systems,
causing misoperation of the systems, which accomplish remote switching,
load control, and metering.
11. Unstable operation of ring circuits based on zero-voltage crossing detection
and latching.
12. Interference with large motor controllers and power plant excitation systems.
13. The possibility of sub-synchronous resonance.
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1.6 Harmonic's Eect on Equipments
Harmonics have deleterious eects on electrical equipment; these problems can be
summarized as the following:
1. Capacitors: Harmonic components cause additional heating and higher di-
electric stress on the capacitors, which would cause a nuisance fuse oper-
ation. Harmonics also, cause capacitor bank failure because of a reactive
power overload, and an increasing of harmonic distortion [19]. A large cur-
rent or voltage at the resonance frequency would be produced if an additional
capacitor tuned to the system near a harmonic frequency [20].
2. Circuit Breakers and Fuses: There are many proofs show that the harmonic
distortion of the current can aect the cut-o ability of circuit breakers. The
authors in [21] describe 15 kV breaker failures due to harmonic currents. The
author in [22], has described how a distortion can aect the current sensing
ability of thermal magnetic breakers.
3. Conductors: Harmonic currents can cause heating in conductors which are
greater than expected based on the RMS value of the current. This happens
because of two reasons: Firstly, the current redistribution within the con-
ductor and this include the skin eect and the proximity eect. In [23], Rice
presents formulas and tables for the eective or AC conductor resistances
due to skin and proximity eects. The second reason is due to generat-
ing a signicant amount of 3rd harmonic currents because of using some
non-linear loads.
4. Electronic Equipment: Several phenomena show the eects of harmonic
distortion on electronic equipment. The rst eect is the multiple volt-
age zero crossing problem, which is usually used for timing purposes [20].
Furthermore, PE switches should work at zero crossing voltage point in or-
der to decrease electromagnetic interference (EMI) and inrush current [24].
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However, harmonic distortion causes multiple zero crossings which may dis-
rupt the operation of the electronic equipment (e.g. a household digital
clock) [20]. Electronic power supplies use peak voltage of the waveform to
maintain the lter capacitors at full charge. Harmonic voltage distortion
can increase or atten the waveform peak, and with a severe distortion,
equipment operation may be disrupted [20].
Fractional and sub-harmonics can aect video displays or televisions. The
authors in [25] have found that even 0.5 % of a fractional harmonic (referred
to the rated terminal voltage) produces periodic enlargement and reduction
of the image of the cathode ray tube.
5. Lighting: Incandescent lamps, are sensitive to varying operating voltage lev-
els. Therefore, a possibility of loosing these lamps will signicantly increase
when operated with distorted voltages. In [26], the author presents an ex-
pression shows that a lamp life will decrease 47 %, if a continuous operation
reached 105 % rated RMS voltage.
6. Meters: Modern RMS responding voltmeters and ammeters are relatively
immune to the inuences of waveform distortion as it uses an electronic
multiplier. However, average responding meters and peak responding meters
are not suitable in the presence of harmonic distortion because they were
calibrated in RMS value. For example, with a chopped sine wave signal at a
ring angle of 45°, an absolute averaging meter will indicate an RMS value
about 13% less than the true RMS value due to the eect of harmonics [20].
7. Protective Relays: Waveform distortion may reduce the performance of pro-
tective relays. For low magnitude faults, the load may consist of a large part
of the load current and distortion can become a signicant factor. Distor-
tion can prevent a relay trip under fault conditions, or it may cause nuisance
tripping when no fault exists. Varying the phase angle between the funda-
mental and harmonic components of a voltage or current waveform can also
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aect the response of the relay [27], [28].
8. Rotating Machines: Adjustable speed drivers (ASD) are fed by inverters that
usually produce signicant voltage distortion. However, non-sinusoidal volt-
ages applied to electric machines may cause overheating, pulsating torques,
or noise [20].
Rotor over heating is the main problem associated with voltage distortion.
An increase in motor operating temperature will cause a reduction in the
motor operating life [29]. Pulsating torques are produced by an interaction
between the air gap ux (mainly the fundamental component), and the
uxes produced by the harmonic currents in the rotor [30].
The authors in [31], conclude that audible noise is produced by the dier-
ence among time-harmonic frequencies. Therefore, inaudible high frequency
harmonics can also contribute to audible noise.
9. Telephone Interference: The proximity of telephone wires and power lines
on utility poles creates opportunities for power frequency interference with
telephone communication. Power system harmonic frequencies can present
greater problems than fundamental frequency because a human hearing sen-
sitivity and telephone response peak is near one kHz [20].
10. Transformers: The elementary eect of power system harmonics on trans-
formers is the additional heat generated by the losses caused by the harmonic
content of the load current.
The probability of resonance between the transformer inductance and system
capacitance may cause another problem. The mechanical insulation stresses
due to temperature cycling is another bad eect of harmonics on transformer
[32].
The additional heating caused by system harmonics may reduced the trans-
former's life as a result of operating above rated temperatures [20].
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11. Synchronous generators: According to [33], the voltage regulation of a syn-
chronous generator under various load conditions is related to dierent levels
of harmonic distortion produced by the non-linear load. Furthermore, the
additional power losses incurred by harmonics aected the overall tempera-
ture rise and local overheating.
1.7 Thesis Aims and Construction
Generally, this thesis discuss the ability of utilization the harmonics power, ex-
plores the characteristics of the distortion power, reduces the THDI & improves
the input PF and reduces the value of the main inductor of PFC circuit. This
research, consists of three main branches as presented in gure 1.2.
The rst branch, concentrated on the utilization of harmonic current which has
been drawn at the high-frequency side of the passive lter and causes distortion
power. This idea can be implemented by re-converting the distortion power into
a useful power (sinusoidal), in order to feed dierent DC or AC loads in single
and three-phase power system. This is achieved by using passive or active lters
and can be considered a power factor corrector (PFC) as it reduces THD value
and improves the PF.
The second branch of this research, focused on presenting two new circuits of
active power factor correction (APFC). The main contribution of this project is
to reduce the inductor's value of a PFC circuit more than 98% in comparison with
the conventional boost converter which may lead to a reduction of size, weight
and the cost of the PFC circuits, decreasing the value os THDI and improving
the input PF into 0.99 .
The rst design consists of two switches without an additional control circuit, and
the second circuit uses the same idea but with a single switch and the additional
control circuit. Consequently, the simplicity of the design as it doesn't require a
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complex control circuit or a snubber circuit, together with the main advantages,
gives the newly proposed circuit priority over other PFC circuits.
The third branch of this thesis aims to re-describe the distortion power in two-
dimensional diagram instead of using Budeanu's three-dimensional diagram de-
pending on the orthogonality law among power components. This two-dimensional
power diagram has been designed through submitting two novel power terms called
eective active power (Pef ) & eective reactive power (Qef ) terms with novel
power diagram called Right-Angled Power Triangle (RAPT) Diagram.
Also, a novel denition of total apparent power (St) has been submitted in order to
illustrate the physical meaning of apparent power (St) in non-sinusoidal systems
more precisely and overcome the shortcomings of existing denitions. The new
RAPT Diagram and the new power terms, may help to understand and describe
the physical meaning of the distortion power and opens the door for new methods
for calculating the power components in non-sinusoidal power systems.
This thesis is organised into ve chapters as following: Chapter 2 presents the rst
branch of the thesis illustrating the ability to feed electrical loads via utilization
of harmonic current and harvest the distortion power instead of losing it. This
chapter, contains a literature review, three dierent circuits representing three
methods to implement this idea together with the assessment of results, and the
conclusion have supported the validation of the idea.
Chapter 3 oers the second branch of the thesis which is the investigation of
APFC in the systems using AC to DC converters. This chapter starts with a
literature review and continues with two methods achieving high input PF, low
THDI , more than 98% reduced value of inductor in comparison with traditional
boost converter at the same power ratings and exible output ripple.
Chapter 4 describes the distortion power by inventing two new power terms and
a new power diagram containing all the power components in non-sinusoidal sys-
tems.
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This chapter consists of an overview of the most well-known power theories and
corresponding literature in order to justify the newly proposed power diagram.
Furthermore, a new denition of the apparent power in non-sinusoidal power sys-
tems has been proposed. A description of the orthogonality law leads us to derive
and show mathematically the relationship between the geometrical summation
(Pef.) and the arithmetical summation (Pavg.) of power. Finally, examples have
been presented in order to prove the new RAPT Diagram. Chapter 5 explains the
perspectives of future work of each branch of study.
1.8 Contribution to Knowledge
1. Utilize Harmonics as a Load Feeder & Power Factor Corrector:
The main aims of this chapter were to investigate the ability to benet
harmonic current and harvest the distortion power (i.e. it's non-invested
power) through conversion to useful (sinusoidal) power and feed dierent
electrical loads. In addition, it can be considered as a power factor corrector
(PFC) because it reduces the THDI . The proposed circuits in Chapter (2)
contribute to the power system in many aspects:
(a) Utilizing the non-invested power and feed electrical loads. The net
utilized power amount is small (2 Watt) but its extracted from a dis-
tortion ratio of 43.35% without drawing additional source current. By
using a single-phase passive lter and RL-load, practically small load
can be used (e.g. a string of lighting emitting diodes (LEDs)).
Note that without a doubt, the amount of utilized power (output
power) is increases proportionally with the type of harmonic source
(non-linear load) and the harmonics amount produced.
(b) Developing a new topology of three-phase HAPF which adds a new
functionality to the HAPF which is by utilizing the distortion power
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and converting it to useful power, in addition to HAPF's original func-
tions. The utilized power (Pu) is 34.2 kW (when R = 1 Ω), and (Pu) is
4.84 kW (when R = 10 Ω). However, this design is not ecient prac-
tically because of the high current source and has restrictions on load
types (only resistive) and load value limitations.
(c) Consequently, the THDI% of the system has been decreased from
43.35% to 2.1% in a single-phase model and from 74% to 1.9% for
a three-phase HAPF model. Consequently, the input and output PF
improve dramatically.
These contributions are presented by the author and published in :
 H. Al-bayaty, M. Ambroze, and M. Z. Ahmed, "A Novel Idea to Benet
of The Load Sides Harmonics," in 16th International Conference on
Electrical and Power Engineering (ICEPE, 2014).
 H. Al-bayaty, M. Ambroze, and M. Z. Ahmed, "Taking advantage of
the harmonics at the load side using passive lters," in Systems and
Informatics (ICSAI), 2014 2nd International Conference on, Nov 2014,
pp. 169 - 174.
 H. Al-bayaty, M. Ambroze, and M. Z. Ahmed, "The benet of harmon-
ics current using a new topology of hybrid active power lter," in 2015
IEEE 5th International Conference on Power Engineering, Energy and
Electrical Drives (POWERENG), May 2015, pp. 330 - 336.
 H. Al-bayaty, M. Ambroze, and M. Ahmed, "Utilization of harmonics
current in single phase system," in 2016 17th International Conference
on Harmonics and Quality of Power (ICHQP), Oct 2016, pp. 443 - 447.
 H. Al-bayaty, M. Ambroze, and M. Ahmed, "Feeding loads via harmon-
ics utilization in ac circuit systems," in 2016 International Conference
for Students on Applied Engineering (ICSAE), Oct 2016, pp. 224-227.
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2. Novel Design of Active Power Factor Correction (APFC):
A new method of APFC has been presented in order to eliminate third order
harmonic current from the input source side which decreases the value of
THDI and improves the input PF to 0.99 .
The main contribution of this project is to reduce the inductor's value of PFC
circuit more than 98% in comparison with the conventional boost converter.
The proposed design has many advantages:
(a) The simplicity of the design, because it does not require an external
control circuit and does not need a snubber circuit.
(b) The exibility of changing the output ripple voltage value (in wide
range of voltage), presents the proposed circuit as a successful alterna-
tive for power factor pre-regulator in two-stage AC/DC converters.
(c) Low losses and high power conversion eciency of around 98%.
(d) The small size, light weight and low cost.
These contributions have been accepted and presented in 17th international
IEEE conference on environment and electrical engineering 2017 in Italy:
 "A Novel Topology For Single Phase Active PFC Circuit," IEEE 17th
International Conference on Environment and Electrical Engineering
and 1st Industrial and Commercial Power Systems Europe, Italy, 2017.
 "A New Design For PFC Circuit With Reduced Size Inductor," IEEE
17th International Conference on Environment and Electrical Engineer-
ing and 1st Industrial and Commercial Power Systems Europe, Italy,
2017. (Accepted and presented).
 "Third Order Harmonic Elimination Technique For APFC Circuit,"
IEEE 17th International Conference on Environment and Electrical
Engineering and 1st Industrial and Commercial Power Systems Europe,
Italy, 2017. (Accepted and presented).
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 "Reduced Size Single Switch Power Factor Correction Circuit" in Global
Journal of Researches in Engineering in GJRE Volume 17 Issue 5 Ver-
sion 1.0 .
3. Two Novel Power Terms, and Apparent Power Denition Using a
New RAPT Diagram:
(a) The main aim is to nd a new simple two dimensional diagram instead
of using Budeanu's theory as he uses three dimensional power diagram.
The new RAPT Diagram has been structured based on the orthogo-
nality law between all power components including total, fundamental
& distortion components, in the non-sinusoidal situation.
(b) Create two new power terms called eective active power (Pef ) term
and eective reactive power (Qef ) term which may help in dening
and calculating the total apparent power (St) in non-sinusoidal system
depending on the orthogonality law.
(c) The new RAPT Diagram and the new power terms, may help to un-
derstand and describe power components and opens the door for new
methods of calculating power components in non-sinusoidal power sys-
tems. This is done in order to illustrate more precisely the physical
meaning of (St) in non-sinusoidal systems and overcome the shortcom-
ings of the existing denitions as explained in Chapter Four.
These contributions are presented by the author and published in:
 Al-bayaty H, Ambroze M, Ahmed MZ. A new power theory (right-
angled triangle theory). In: IEEE conference on energy conversion
(CENCON), October 2015. p. 451 - 456.
 H. Al-bayaty, M. Ambroze, and M. Z. Ahmed, "New eective power
terms and right-angled triangle (rat) power theory," International Jour-
nal of Electrical Power & Energy Systems, vol. 88, pp. 133 - 140, 2017.
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Chapter 2
Utilize Harmonics as a Load Feeder
& Power Factor Corrector
2.1 Literature Review of Harmonics Elimination
The electrical power system has been designed to work with a sinusoidal voltage
and current at a constant frequency. Non-linear loads, introduce random harmonic
components on the electrical grid, resulting in undesirable voltage and current
waveform [34]. The harmonic distortion is an old phenomenon though it has been
discovered since the 19th century [3]. The main issue at that time was the eect
of harmonics on electrical machines and interference with telephone lines.
However, harmonics have become an increasingly important issue as more facilities
have begun to use more variable frequency drives (VFDs) creating a signicant
burden on our utility grid, due to the eects of harmonics mentioned previously
in the rst chapter. The invention of power electronics (PE) devices and rapidly
increasing use of (VFDs) in many devices have a signicant eect on the power
quality of the AC power system raising concerns and causing serious problems
for public utilities, distribution systems the customers because of the harmonics
increasing [1].
22
Chapter: 2 Section: 2.1
Dierent methods have been used to eliminate harmonics current from the power
system [35, 36]. Due to the simplicity of it's design, ease of control, low cost and
variety of types, the use of a passive lter is one of the most popular methods.
However, this depends on the principle of providing a low impedance path through
XL (for low frequencies) and low impedance through XC (for high frequencies) in
order to take out the harmonic current and isolating it [37].
The total harmonic distortion (THD) is restricted by IEEE-standards limitation
for each subsystem. However, for a huge power system with high power ratings
(MW) (especially, with the rapid increase of non-linear loads in our daily life), the
total harmonic current will increase rapidly. Accordingly, we can conclude that
the system loses every day a non-invested harmonic power (in kW) and hundreds
of harmonic current in total by isolating it.
As an example, if we have a power supply with a non-linear load that draws
fundamental current (I1 = 70 A) and harmonics current (Ih = 20 A), so the
supply has to feed total supply current It = 72.8 A, because I2t = I
2
1 + I
2
h , and
THDI = 28.5%. In this case the useful current is I1 and the non-invested (lost)
current which is going to be isolated, is Ih. In this case, 20 A is the targeted
current as a non-invested power which can be converted to a useful sinusoidal
current in order to feed dierent loads by using conventional methods (rectier
plus inverter or active front end).
The next section summarises concisely, the harmonics elimination methods which
have been invented and developed over more than one century. Later on, a brief
discussion will be provided to show the attempts that have been developed in the
area of utilization of harmonics in dierent topics in the electrical system.
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2.1.1 Literature of Harmonics Elimination Methods
Dierent methods have been used to eliminate the harmonics from the power
system, which vary from changing the design of VFDs to adding new equipment
to perform the same aim. These methods can be summarized as follows:
1. Steinmetz work: Steinmetz, proposed many solutions to overcome the har-
monics problem. Some of these solutions were:
(a) Reducing the system frequency, which was 125 Hz at that time, to
one-half of its original value of 62.5 Hz [3].
(b) Re-stacking iron laminations in the motor, to withstand the higher
operating voltage [3].
(c) ∆ Connection: This method consists of connecting reactances in delta
conguration. This set is commonly known as the Steinmetz circuit,
whose design aims to obtain reactance values to symmetries consumed
currents [38].
2. Multipulse Converters: The prime multiphase converter is a six-pulse unit.
Theoretically, input current harmonics for rectier circuits are a function of
pulse number and can be expressed as: h = (n× p)∓ 1
where n= 1, 2, 3,... etc., and p= number of pulses,
Third-order harmonic will be eliminated in a six-pulse rectier. For a twelve-
pulse system, 3rd, 5th and 7th harmonics will be eliminated [39]. In the
same way, in an 18-pulse front end converter [40,41] and 24-pulse front end
converter [42], have been used in order to reduce the harmonic orders.
However, although this method reduces the magnitude of the harmonics, it
does not eliminate them. The disadvantages of this method are the high
cost and bulky design which requires an auxiliary transformer to achieve
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the 30 ° phase shifting. This method also, decreases the eciency rate due
to voltage drop associated with the design requirement [43].
3. (∆−∆) and (∆ - Y) Transformers: This method uses two separate trans-
formers with equal non-linear loads. The design is similar to the previously
mentioned 12 pulse converter circuit with the same drawbacks [39].
4. The Magnetic Flux Compensation Method: This method has been proposed
to eliminate normal harmonics and abnormal harmonics in a transformer
core [44]. However, this method is limited to transformer applications.
5. Zigzag Transformer: This type of transformer has been used for creating
a neutral line, and reduces the heating eect of the harmonic current in a
three-phase distribution system [45,46].
6. DC-Choke: This is merely a series inductance on the DC side of the bridge
circuit on the front end of the adjustable frequency drive (AFD)and before
the capacitor, as designed in [47].
The DC-Choke method has many advantages such as:
(a) Being integrally packaged to the AFD.
(b) Can provide a moderate reduction in voltage and current harmonics.
(c) Has less voltage drop than an equivalent line reactor.
(d) Cost eective way.
On the other hand, some of the drawbacks are:
(a) Less protection than other methods for the AFD input semiconductors.
(b) May not reduce harmonic levels to below IEEE 519-1992 guidelines.
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7. AC Line Reactor: This is an AC series choke, placed in front of the rectier
on the source side. The line reactor may result in a voltage drop and due
to being inductive, the series impedance and hence voltage drop is larger;
therefore, the frequency is higher [35].
The advantages of The AC-line reactor can be summarized as, a low cost
approach, which can reduce the current distortion eciently (THDI = 35%),
and adds protection to the rectiers. In addition, it works as a buer for
surges and other transients.
On the other hand, it has some drawbacks, as it is impractical in large drives,
larger than DC-choke, increase losses as it causes a voltage drop, and do not
meet harmonic limit standards.
Both AC line reactors and DC link chokes help to smooth out the ow of
current to the VFDs and thereby reduce the level of harmonics [35].
8. Third-order Harmonic Injection Technique: The 3rd order harmonic injec-
tion technique in controlled converters, was rst introduced in 1969, in order
to reduce the harmonic current at the source side [48]. The principle is to
injects 3rd orders in 180 ° phase shift in order to cancel the 3rd order har-
monic at the input side [49]. This method has been used with uncontrolled
converters in [50].
9. Active Front End (AFE): Active front end rectier, is a bridge controlled
rectier used to minimize the amount of THD by drawing nearly sinusoidal
current from the power grid. It has many categories like 12-pulse, 18-pulse
and 24 pulse rectiers which reduce switching frequency [36]. AFE, has
been regarded as a very eective suppression of harmonics, and an excellent
power factor supplier. Moreover, it has the ability to feed energy back to
the grid, and it is insensitive to network unbalance [51]. In spite of its
advantages, AFE has many drawbacks which limited its popularity. These
disadvantages [35] can be summarized as:
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(a) The active rectier must transmit full load power.
(b) A large and complex design.
(c) The Switch ripple on grid side and higher switch ripple on motor side
due to boost voltage.
(d) High losses and expensive (due to using active switches in high frequen-
cies).
(e) Impossible to retrot.
10. Unipolar and Bipolar Switching: It's one of the methods which is used to
reduce the total harmonic distortion (THD) of any controlled circuit is by
changing the waveform to be more sinusoidal. According to [52], the PWM
switching control can be achieved by using Unipolar and Bipolar switching
techniques. In [53] a set of transcendental equations have been formulated in
order to determine the times (i.e. angles) in an electrical cycle for turning the
switches ON and OFF in a full wave bridge inverter. In [54], a programmed
harmonic elimination method has been submitted as the switching angles
are chosen and programmed to eliminate specic harmonics.
11. Passive Filters: This method is still the most convenient method used due to
its simplicity of design, ease of control, low cost and variety of types [14]. The
main idea of using passive lters is to benet from the characteristics of the
inductor and the capacitor, by providing low impedance path through XL
(for low frequencies) and low impedance through XC (for high frequencies)
in order to take out the harmonic current and grounding it [37,55]. However,
these lters suer from some drawbacks such as:
(a) The amplication of harmonic currents on the source side at specic
frequencies. This is because of the parallel resonance between lter and
source impedances that cause additional losses.
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(b) The series resonance between lter and source impedances, may also
cause voltage distortion which creates extreme harmonic currents ow-
ing through the lter [14].
(c) For high power applications, the passive lter needs to be designed with
a high current capability because both the harmonics and the funda-
mental current components ow into the lter; therefore, the passive
lter consumes high power as losses at low frequency [56].
(d) The compensation characteristics of the passive lters can be aected
by frequency variation of the AC source. As a result, the size of the
components in each tuned branch becomes impractical if the frequency
variation is signicant [57].
12. Active Power Filter (APF): In order to overcome the problems associated
with passive lters, active power lters were invented in 1976 by Gyugyi [58].
Active power lters (APF), have dierent topologies and multiple categories,
but mostly they use voltage source converters. APF has a voltage source at
the DC bus, which is usually a capacitor as an energy storage device.
In recent years, APF has become popular because of its accurate reactive
power compensation and current harmonics elimination ability [59]. Also,
according to [60], APF has many advantages such as:
(a) APF can calculate and subtract the harmonics current.
(b) APF does not spend any real power because the power consumption is
not more than its requirement for internal losses.
(c) APF, is able to work with variable load states.
(d) Having immediate response features and adequate bandwidth in order
to compensate for dierent harmonic currents.
(e) Involving state of the art power semiconductor devices and tools; there-
fore, it is reliable and compact.
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Unfortunately, APF suers from many problems which include high initial
set-up costs, high running costs and requires high power converter ratings.
The input and output power rating are limited by power supply voltages
and sometimes this is very close to load ratings [57]. According to [61], a
single active lter does not provide a complete solution for compensation
in many cases of non-linear loads due to the presence of both voltage and
current power quality problems.
13. Unied Power Quality Conditioner (UPQC): UPQC, is the only correct lter
to provide perfect compensation. It is a combination of two APF's (Series
and shunt). The role of series APF is to isolate the voltage harmonics be-
tween the source and the load, and it regulates the voltage. In addition, it
compensates the icker and voltage unbalances at the PCC [62], while the
purpose of shunt APF is to compensate the load current harmonics, the re-
active current and the unbalanced currents [63]. However, this combination
is very complex to control and results in high-cost equipment and is the
costliest lter [64].
14. Hybrid Active Power Filter (HAPF): HAPF, is one of the harmonic elimi-
nation methods. It has been invented in order to collect all the advantages
of other types of lters and overcome their limitations. It is a combination
of a passive lter with an active power lter together in one system. This
method is described thoroughly in the next section.
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2.1.1.1 Literature Review of HAPF
Since the rst installation of a tuned lter in the mid-1930's, the use of lters
to solve harmonic problems has been an area of continuing research [65]. Active
components were proposed as early as 1976 [58]. Many incremental progressions
have been made and hybrid active lters were developed with detailed attention.
The paper by Gyugi [58] in 1976 denotes and presents a spectrum of topologies.
Reviews of active lters for power quality improvements [5759, 61, 66, 67], are
beginning to appear and are important in the classication and selection of such
devices.
The HAPF, has already been an eective and widely-used method for power qual-
ity improvement [67]. HAPF was rst proposed by M. Takeda in 1988 [68] and was
invented in order to collect the advantages of other types of lters and overcome
their limitations. It is a combination of a passive lter with an active power lter
in one system as dened by the author in [57], the design and structures which
will be explained in the next subsections.
In many cases, APFs can provide eective compensation, but their ratings and
costs are much higher compared to the HAPF [69]. The rating of the APF el-
ement in the HAPF's combination can be reduced as little as 5% and less than
20% in some cases [70]. Additionally, HAPF is less sensitive to variations in the
parameters than passive lters when used alone [71].
In recent years, a series of hybrid lters have evolved and used extensively in
practice as a cost-eective solution for the compensation of non-linear loads [72].
Moreover, these hybrid active power lters (HAPFs) are found to be more eective
in providing a complete compensation of various types of non-linear loads [72].
HAPFs are more attractive in harmonic ltering than pure APFs from both the
viability and economical view points [73]. Furthermore, the unied power quality
converter (UPQC), has been developed in order to achieve the best performance.
However, this remains a very complex and expensive approach [74].
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Multi functional HAPFs were unknown until 2005. In the period between 1976 to
2005, HAPF was mostly used for industrial traditional use [67]. New areas have
been the centre of research after 2005. These areas are the progress of industrial
applications, optimum design and dynamic reactive power compensation. Many
researchers [7577], have talked over the viability of HAPF in railways and re-
newable sources such as wind farms and PV cells. The initial costs and operating
losses of PE switches restrain the eciency and readiness of HAPF; therefore,
some methods of more optimal design have been proposed in several areas. For
example, parameter selection [78], control method [79], and structures.
The authors in [61], have presented a comprehensive literature review on HAPF
congurations and classied them into many categories and described them under
many conditions such as: control approaches, state of the art design considera-
tions, selection criteria, potential application, future development and their com-
parative features; there exist more than 150 research publication at present on
the HAPF.
In 2000 [80], the authors have ordered the categories of HAPF in ve sections,
namely: power rating and response speed, conguration and connection, com-
pensated system parameters, control methods, and reference signal estimating
technique.
In 2005, the performance of three types of HAPFs had been debated minutely.
Namely, the hybrid of an active shunt and a passive series, the hybrid of an active
series and a passive shunt, and a transformerless LC-HAPF [81].
In 2012, the author of [82], split 10 HAPFs into 2 parts: shunt lter and series
lter. In the same article, ve basic control techniques were also debated, and
these were termed: Fourier transform, synchronous reference frame, p-q theory,
HPF method, LPF method, and adaptive linear neurons control method.
In 2013, the authors of [72] classied all HAPFs according to topology, converter
conguration, supply system, passive lter type and listed some new control meth-
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ods in harmonic detecting and controller techniques.
The authors in 2015 [67], attempted to exhibit the progress of HAPF's structure
historically. The functions and structures are the two main criteria have been
relied on in the discussion.
2.1.1.1.1 The Review of HAPF's Functionality :
The historical periods of the development of HAPF function have been divided
into three stages: origin (inception) stage, developing (evolution) stage and mature
(ripening) stage as mentioned in [67]. The gure 2.1 can explain the historical
development of the purposes of the use of HAPF.
Figure 2.1: Development of the functionalities of HAPF
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1. Harmonic Current (Ih) Compensation:
The rst purpose of using HAPF is the (Ih) Compensation. The time
between 1976 and 1995 represents the inception stage. Researchers, used
HAPF for damping the balance (Ih) and harmonic resonance. However,
a medium voltage system was the maximum value which can be used for
HAPF at that time [83].
The role of harmonic compensation came into an evolution period in the
second interval which starts from 1996 until 2005. This period had been ex-
panded into three main routes; high-voltage application, damping harmonic
resonance, and unbalance harmonic compensation [67].
The third interval starts with 2005 till 2016, can be called the ripening
period. Most of the published articles concentrated on three characteristics
to include: renewable source, multi-function, and optimal design. Other
researchers work on the (Ih) compensation on some new applications, such
as high-speed railways [75], photo-voltage (PV) generators [77] and wind
farms [76].
2. Reactive Power (Q) Compensation:
Var generators can be used for reactive power (Q) compensation. The
progress of this function has started late (since 2005) because engineers
thought that (Q) compensation would only be possible with low power rat-
ings and the use of power factor correction (PFC) circuits is one of the
requirements [84].
The author of [85] in 2005, was the rst who combined additional roles
such as harmonic current, a small range of dynamic and unbalance reactive
power, for medium and low-voltage applications [67].
Afterwards, during the period 2009 to 2016, many types of research concen-
trated on the multi-purposes of HAPF in dierent applications and variable
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usages, as listed in [86]. With the extension of the range of (Q) compensa-
tion, the combination of shunt HAPF and other controllable (Q) compen-
sating circuit were all presented in [87].
2.1.1.1.2 The Review of HAPF's Structures :
The authors in [67] classied the HAPF structure based on the type of devices
mixture. The structures of the HAPF were divided into four routes: parallel APF
and parallel passive element; parallel APF series with a passive element; b-shape
HAPF; neutral-line compensation structure. Figure 2.2 shows a summary of the
evolution of the HAPF structure in the last few decades.
Figure 2.2: Development of the Structures of HAPF
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1. Parallel APF and parallel compensator
This construction can be divided into two intervals based on the ability to
control the parallel compensator portion. The main benet of this structure
is the stability as both components are independent of each other.
(a) Non-controllable Parallel Compensator
The time between 1976 and 2001, can be termed the period of the
uncontrollable parallel compensator. This structure is a mixture of
parallel APF and passive power lter (PPF) [88]. The aim of modelling
APF part is to compensate high-order current harmonics, while the aim
of using the PPF part is to compensate the larger-capacity and low-
order harmonics. Unfortunately, this design has two drawbacks: the
rst is the high operating losses and the second is the high initial costs.
(b) Controllable Parallel Compensator
The time between 2002 and 2016, can be termed the period of the
controllable parallel compensator. In this interval, many controllable
devices such as a full-bridge converter and TCR, etc. have used instead
of a traditional uncontrollable devices. In comparing with uncontrol-
lable elements, the controllable parallel components give a better per-
formance for dynamic compensating.
In 2012, the author of [89] suggested a mixture of low and high fre-
quency HAPF to operate in parallel in order to achieve better perfor-
mance. This design has a wide harmonic compensating range with less
switches.
In addition, the authors in [87] presented a structure of parallel APF
and a parallel TCR circuit in 2013. This structure can be useful for
asymmetrical and non-linear loads in the function of current harmonic.
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2. Parallel APF + Series Device
The structure of a parallel APF in series with the compensator has a low
operating loss, each part of the conguration aecting each other. Based on
the series part, there are three essential historical periods for this structure
type, classied as a transformer and a parallel component.
(a) Uncontrollable Series Compensator + Transformer
The design of LC-HAPF has been used by many researchers with a
transformer structure during the interval from 1990 to 2000 [90]. In
this structure, the APF has been connected with a coupling LC part
in series with a transformer. It is suitable for medium and high volt-
age applications, as the passive component decreases the fundamental
voltage applied to switches.
(b) Uncontrollable Transformerless Series Compensator
The style of HAPF has been amended with the presence of high voltage
IGBT during the time between 2001 to 2013, with the evolution of
performance PE switches [91]. The initial cost has been decreased
hugely during this interval, because of the APF which can directly
linked to a passive lter without any transformer.
The typical transformerless HAPF was proposed in 2003 [91] and this
design extensively used in industry. The compensating range of (Q) is
restricted to the xed LC circuit, but it is eective in harmonic and
(Q) compensating.
In 2013 a combination of a parallel insulated-gate bipolar transistor
(IGBT) converter and a parallel metal oxide semiconductor eld-eect
transistor (MOSFET) converter was proposed in [92]. The IGBT con-
verter supports the fundamental voltage and compensates the funda-
mental (Q). The MOSFET converter fullls the function of (Ih) com-
pensation [92]. Although, this structure has a wide compensating
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range, the 12 switches which have been used in this topology add a
drawback to the design in terms of high initial cost.
(c) Controllable Transformerless Series Compensator
During the years 2014 - 2016, a new topology of a controllable series
compensator has been proposed. A combined system of a thyristor
controlled reactor, and a shunt hybrid power lter was rst proposed
in 2014 in [93]. This topology has a larger Q compensating range than
the last generation, by utilize the TCR circuit.
3. b-Shape HAPF
A new structure of two external passive lters linked together in series but
when one of them is connected in parallel with an APF, then this combina-
tion is termed (b-shape HAPF). The current rating of the APF is less than
normal due to the parallel element. Whereas the harmonic portion of the
compensating current will ow into the external part.
(a) Parallel With Inductor
During the interval 1999 - 2008, the regular b-shape topology form an
APF connected with a combination of a series linked capacitor with a
parallel inductor. In 1999, the authors proposed the b-shape HAPF
[94]. The parallel part can hugely decrease the rating of the APF due
to the small value of the inductor. While it requires a big value of
inductor for fundamental Q compensation.
(b) Parallel With Fundamental Coupling Circuit
Between 2009 and 2016, a novel b-shape HAPF was presented [95].
This structure was termed injection-HAPF. The injection circuit of this
topology is a combination of a series capacitor and a parallel connected
fundamental coupling circuit. This system has a very low DC voltage
as the parallel branch can reduce the fundamental voltage largely. This
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topology cannot compensate the dynamic (Q) because the fundamental
voltage of the APF is almost zero.
4. Neutral Line Compensation Structure
The harmonic in the neutral line for 3-phase 4-wire systems, should be con-
sidered. There are essentially three regular and widely accepted topologies:
(a) Combination of Single Phase Compensator
Between 1976 and 1994, many researchers use multiple combination
of single-phase HAPF to compensate the harmonic current (Ih) in a
3-phase 4-wire system as explained in [96].
This topology has good performance in unbalance (Ih) compensating
without the use of a complex control method. However, this topology
requires a big number of switches which causes a very high initial cost
and operating loss.
(b) Neutral-Branch Compensator
The time between 1995 to 2016, has been called the interval of neutral-
branch compensator [67]. Two new topologies, midpoint 4-wire and
4-pole, 4-wire HAPFs were presented and widely used in 3-phase, 4-
wire system with fewer switches [97]. The neutral harmonic current
can be compensated by an external bridge; terefore, the 4-pole HAPF
is accommodated to a medium-voltage application.
2.1.2 Literature of Harmonics Utilizations
Researchers had tried to invest in the harmonics phenomenon through using it in
some applications in order to address some problems, such as:
1. Islanding Detection: Islanding has many adverse eects on the power grid
as described in [98]. According to IEEE standards-1547.1 [99]. The island is
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dened as "the condition in which a portion of an electric power system is
energised solely and separated from the rest of the power system; therefore,
distributed generation has to detect the loss of mains and disconnect as soon
as possible" [4]. Several techniques using both passive and active methods
have been proposed for islanding detection.
According to [98], islanding can be detected by measuring the harmonics
which have been generated by the over modulating inverter. In the active
method, odd order harmonics can be injected within limited values of less
than 5% THD in order to detect islanding [100].
2. Power Exchanger in DPFC: One of the components within the Flexible
AC Transmission System (FACTS) family, is the Distributed Power Flow
Controller (DPFC). The DPFC can be considered as a unied power ow
controller (UPFC), with an eliminated common DC link. The main prin-
ciple of DPFC is in using the third harmonic frequency as an active power
exchanger between the shunt and series converters instead of the common
DC link [101,102].
3. Identication of Problems: An accurate measurement of harmonics and
an on-line analysis of the system's harmonics, are necessary to properly
identify the cause of problems and to recommend appropriate solutions.
This usually involves a harmonic analysis of the current or voltage waveforms
observed in the electrical system [5].
4. Improving Inverter Utilization: Harmonic injection enables an improve-
ment in the DC bus utilization for the multiphase voltage source inverter
(VSIs). A generalized concept of (nth) harmonic order injection for n-phase
inverter was presented in [103]. The linear modulation range is extended by
injecting the (nth) harmonic order. This increases the maximum fundamen-
tal output voltage without moving into the over-modulation region [103].
In addition, a third order harmonic component was proposed to increase the
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utilization of the inverters in [104]. Also, according to [105], the addition
of a third harmonic component may be used to suppress the peak of the
reference sine wave in order to extend the operating range of the inverter.
5. Losses Reduction Method: The overall harmonic structure of the wave-
form may be favourably rearranged in order to reduce motor losses. The
authors in [106] proposed a new technique to add a third harmonic order to
the PWM reference signal before modulation to alter the harmonic spectrum
of sinusoidal PWM inverters and thus reduce motor losses. The most eec-
tive level of third-harmonic distortion can be determined by considering the
adverse inuence voltage harmonics can have on motor performance [106].
2.1.3 The Novelty of Harmonics Utilizations (The Gap in
Knowledge)
As previously described, harmonics have often been cited as the source for a great
variety of problems. Engineers have attempted to specify the harmonic limits for
bus bar loads, in order to solve this problem. IEEE-519-1992 standards [107],
provides a guideline for total harmonic distortion (THD) limits that are being
increasingly enforced by utility companies around the world, in an attempt to
maintain power quality for their customers [107].
In the last century, researchers have invented the aforementioned methods in order
to cancel, mitigate or eliminate harmonic currents and voltages. However, to this
present time and to the best of the author's knowledge, researchers have not focus
on harmonics as an exploitable power, and they have not intended to invent a
method for harvesting harmonic current and voltage which is called harmonic
power or Distortion power (D), in order to use this power for feeding electrical
loads.
This research proposes a sustainable idea to invest harmonic power instead of
40
Chapter: 2 Section: 2.2
grounding and wasting it by using two methods in order to utilize harmonics
power as a useful power supply in order to feed dierent loads.
This thesis presents a novel idea to take advantage of harmonics current instead
of wasting the harmonic power. The author proposes as a rst method, to use
passive lters to extract the harmonics from the system by oering low impedance
HPF for high frequencies of more than 50 Hz and convert these harmonics to a
DC current and then reconvert it to a sinusoidal AC current to feed small loads.
More descriptions will be provided in the methodology's section of this chapter.
The second method presents a novel conguration of 3-phase HAPF connecting
the capacitor branch of LPF in parallel with a shunt APF in order to compensate
the harmonics current and convert it to sinusoidal current.
In comparing with the existing congurations of the HAPF in [61], researchers
have not designed a HAPF in this conguration. In addition, the newly proposed
HAPF topology presents a new functionality for the HAPF, which is feeding
electrical loads through utilization of distortion power by compensating harmonics
in order to feed electrical loads.
2.2 Methodology of Harmonics Utilization
In this chapter, two methods have been proposed in order to investigate the goal of
the research in single and three-phase systems. These circuits have been designed
and tested using the Matlab-Simulink program.
1. Using a passive lter in order to take the harmonics current out of the circuit
and convert it to a DC power as a rst step and then using a voltage source
inverter (VSI) in order to produce a sinusoidal AC current to feed electrical
loads.
2. Using an active lter in combination with a passive lter leads to construct
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a new topology of Hybrid Active Power Filter (HAPF). This lter can be
used to reduce harmonics current, and consequently, increases the input PF
remarkably resulted in unity PF. The main reason for the newly proposed
HAPF is to utilize harmonics power and feed electrical loads.
2.2.1 Using Passive Filters
This method uses a passive lter in order to draw harmonic current by using HPF,
and convert it to DC current as a rst step through using a bridge rectier and
a capacitor as a reservoir element. This DC power can be used to feed DC loads
(e.g. LEDs) or charge DC batteries. For the second step, a voltage source inverter
(VSI) can be used to invert DC power into AC current in a sinusoidal form and
unity PF to feed AC loads.
Passive lter method has been designed and investigated by using the Simulink-
Matlab program. Firstly, in 3-phase systems in order to judge the performance of
this system, and secondly, working on a single-phase method in order to simplify
the circuit.
2.2.1.1 Three Phase Passive Filter Method
The idea of taking advantage of harmonics power and feed electrical loads via
using passive lters has been applied to a 3-phase system.
A simplied schematic diagram of the circuit is shown in gure 2.3; the circuit
consists of a three-phase 11 kV power source, connected in series with (point 1)
with a 3-phase step down (11/0.4) kV transformer in (Y - ∆) connection.
This circuit also contains a low pass lter (LPF) at point 2. The duty of the
LPF is to mitigate harmonics above 50 Hz at the source side and isolate load
side harmonics. Here, an LPF will connect in shunt with a three-phase non-linear
load at point 3 which produces harmonic currents. The non-linear load in this
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circuit has been represented by a single-phase AC voltage source working on 150
Hz (represents a distortion power source) in between two phases together with a
back to back thyristor (α = 90) in another phase connected with three phases
RL-load.
LPF only passes the fundamental wave current (50 Hz) towards the source and
blocks all the frequencies above 50 Hz which form the harmonics at the load side.
A low impedance, high pass lter (HPF) has been connected in parallel (point 4)
to draw all the harmonic currents in 150 Hz and above.
Figure 2.3: Schematic Diagram of 3 phase circuit
At the same time, HPF has been connected in series with a three-phase full wave
bridge rectier in order to convert distorted AC currents in dierent frequencies
into (zero frequency) DC current. The produced DC power can feed small DC
loads (e.g. LEDs) however, the output waveform of the DC current has the
maximum ripple value which can aect the electronic equipment because of the
high ripple.
The next step, requires a conversion of DC current to AC current on the funda-
mental frequency of 50 Hz by connecting a three-phase 6-pulses inverter which is
controlled by a PWM circuit in series with the circuit. Finally, in order to benet
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from this new current, a 3-phase step up (0.4/11) kV transformer in (∆ − ∆)
connection can be linked in series (optional) to raise the voltage and feed AC
loads.
2.2.1.1.1 Cases to Study :
The system has been tested twice both without and with a HPF circuit. The
results and gures were collected and classied to make a comparison between
two cases in the following cases:
1. First Case: A 3-phase source was connected in series with (LPF) and non-
linear load as described in the previous section. Figure 2.4 shows the circuit
without adding HPF.
Figure 2.4: Normal Circuit Without HPF
Below, gure 2.5 shows the load voltage illustrating the defects on the wave-
form because of the harmonics at the load side.
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Figure 2.5: Load Voltage Without HPF
2. Second Case: The same circuit in the rst case was connected in parallel
with additional high pass lter (HPF) working at 150 Hz. This circuit has
been tested and simulated by the Matlab-Simulink program.
The gure 2.6, shows the harmonic current (Ih) after the (HPF) when the
150 Hz voltage source which represents the non-linear load or the source of
harmonics (Vh) = 5000 volt.
Figure 2.6: Harmonic Current When Vh = 5000 V
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The full circuit diagram with HPF is shown below in gure 2.7.
Figure 2.7: Full Circuit with HPF
Figure 2.8 shows the output voltage of the inverter (V inv.) when harmonic
voltage is 5 kV, the waveform has 50 Hz frequency and a quite sinusoidal.
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Figure 2.8: Inverter output voltage when Vh = 5 kV
2.2.1.1.2 DC Voltage Calculation :
In the case of using a three-phase full wave bridge rectier, six pulses will be
applied on each cycle, this means that there is a pulse every 60° in one full cycle.
In order to calculate the DC voltage, which is the output of the bridge rectier
(Vrect), the average voltage can be calculated by using the following equation:
Vrect. = Vavg. =
6
2π
∫ 2π/3
π/3
Vmax. sin(wt).dwt = 0.955 Vmax = DC Voltage (2.1)
2.2.1.1.3 The Design Specication :
The simulation has been performed on a three-phase non-linear load with the
parameters shown in Tables 2.1, 2.2, 2.3, 2.4 & 2.5:
∵ Vpeak =
√
2 x Vrms ⇒ ∴ 220Vrms x
√
2 = 311Vpeak (primary side)
11kVrms x
√
2 = 15.6kVpeak (secondary side)
∵ Vline =
√
3× Vphase ⇒ ∴ Vline = 311Vphase ×
√
3 = 539Vpeak
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Table 2.1: System Parameters
3-phase input voltage source 15.6 kVpeak
3-phase input voltage transformer 15.6 kVpeak /(311Vpeak ×
√
3)
3-phase output voltage transformer (311Vpeak ×
√
3)/ 15.6 kVpeak
System frequency 50 Hz
Utilized load power 100 kW, 1 kVar
Utilized load voltage 15.6 kVpeak
The utilized load power at the output side is a xed-power load represented by a
three-phase RLC parallel load.
Table 2.2: RL-load Parameters, Before HPF
RL-Load power 10 kW
RL-Load voltage 381 Vrms
R-Load 12 Ω
L-Load 1.5 mH
Table 2.3: Low Pass Filter Parameters
Inductor 100 mH
Capacitor 0.1 mF
Filter impedance 31.6 Ω
Tuning frequency 50 Hz
Table 2.4: High Pass Filter Parameters
Inductor 225 µH
Capacitor 5 mF
Filter impedance 0.2 Ω
Tuning frequency 150 Hz
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Table 2.5: Outer Transformer Filter Parameters
Inductor 10 mH
Capacitor 1 mF
Filter impedance 3.1 Ω
Tuning frequency 50 Hz
2.2.1.1.4 Results Assessment of 3-Phase Passive Method :
Tables 2.6 & 2.7, present all the results of the simulation with a comparison among
the changes of the non-linear load which represented by a harmonic voltage supply
(Vh) which produces 150 Hz voltage waveform from 5 to 5000 volt.
The rst column of table 2.6, shows dierent values of Vh from 5 up to 5000
volt. The second column shows the extracted harmonic current (Ih) by the HPF,
while the third column shows the extracted apparent power by the HPF (or the
harmonic power Sh). The fourth, fth and sixth columns present the source
current (Is1), the apparent source power (Ss1) and the source total harmonic
current distortion (THDIs1%) respectively from the rst case (without adding
HPF). The seventh, eighth and ninth columns present the source current (Is2),
the apparent source power (Ss2) and the source total harmonic current distortion
(THDIs2%) respectively at the second case (with adding HPF).
The apparent power at source side can be calculated by multiplying the RMS
value of the source (
√
3 × 220 = 381Vrms) with the RMS value of the measured
source current (IS) in dierent cases.
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Second case First case Second case
Vh
(V)
Ih2
(A)
S(VA)
(HPF)
Is1
(A)
S1(VA)
Source
THDI
S1(%)
Is2
(A)
S2(VA)
Source
THDI
S2(%)
5 0.06 0.3 22.3 8496 0.18 101 38481 0.16
10 0.1 1 22.3 8496 0.36 101 38481 0.33
20 0.4 8 22.3 8496 0.7 101 38481 0.5
50 0.66 28.5 22.3 8496 1.65 101 38481 1.2
100 1.5 150 22.4 8535 3.3 101 38481 2.4
200 2.2 440 23.5 8954 6.6 103 39243 5.7
300 3.3 990 24 9144 10 105 40005 9
400 4.5 1800 24.5 9335 13.3 107 40767 12.2
500 5.7 2850 25 9525 16.7 109 41529 15.6
1000 11.5 11500 28 10668 33.7 121 46101 33
2000 22.8 45600 39 14859 74.6 150 57150 69
3000 34 102000 47.5 18098 116.5 177 67437 106
4000 45 180000 56 21336 162 200 76200 145
5000 58 290000 65 24765 211.4 235 89535 186
Table 2.6: Simulation results with various values of (Vh)
The actual readings which have been taken locally by the authors in [108] show
the large values of THDI and big dierences in values of current THD between
dierent buses and phases. The real data of a system study, shows that THDI
values reached more than 200% in many cases of that study [108]. For this reason,
it is reasonable to expand the range of current simulation study results to 211%
as stated on the last row when Vh = 5 kV. The value of harmonic voltage power
supply of 150 Hz increased up to 5000 volt as a maximum value as a non-linear
load which produces 356% of THDI at the load side in the second case as shown
in table 2.7.
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Vh
(V)
THDI
L1(%)
THDI
L2(%)
I(inv.)
(A)
V(inv.)
(V)
S(inv.)
=Su(VA)
Iu
(A)
Vu
(V)
Vrect.
(V)
5 0.74 0.36 0.257 0.6 0.154 0.005 19.2 4.77
10 1.4 0.7 0.515 1.2 0.618 0.01 38 9.55
20 2.8 1.96 1.03 2.5 2.57 0.02 79 19.1
50 3.86 2.9 2.57 5.2 13.38 0.05 193.4 47.7
100 6.6 5.6 5.15 10.5 54 0.1 360 95.5
200 15.45 11.5 10.3 21 216 0.2 767 191
300 25.67 19.4 15.43 31 478.5 0.3 1148 286
400 34 23 20.58 42.6 876.7 0.4 1555 382
500 42 32 25.7 52.8 1358 0.5 1936 477
1000 71.75 56.4 51.5 105 5402 1 3851 955
2000 183.6 120.2 103 205 21093 2 7655 1910
3000 251 173 154.3 309 47691 3 11709 2865
4000 307 221 205.8 411 84579 4 15559 3820
5000 356 267 257 522 134277 5 19310 4775
Table 2.7: Simulation results with various values of (Vh)
The rst column of table 2.7 shows a non-linear load represented by voltage power
supply (Vh) working at 150 Hz increasing from 5 volt up to 5000 volt. The second
column shows, the total current harmonic distortion at the load side (THDIL1%)
for the rst case (without HPF). The third column shows the total current har-
monic distortion at the load side (THDIL2%) for the second case with HPF. The
fourth, fth and sixth columns present the inverter AC current (Iinv.), the in-
verter AC voltage (Vinv.) and the output apparent power of the inverter (Sinv.)
which is the same value of the utilized output apparent power (Su), respectively.
The seventh, eighth and ninth columns present, the transformer AC current or
the utilized current (Iu), transformer AC voltage or the utilized voltage (Vu) and
the average value of the bridge rectier's voltage (Vdc), respectively. In order to
explain the circuit, it is necessary to understand tables 2.6 and 2.7 and explain
the data using diagrams.
It is recognized that when the non-linear load represented by a voltage source (Vh)
is equal to 5 Volt, THDIL1 is equal to 0.74%, and THDIL in the second case =
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0.36%. It can be concluded that, the adding of a HPF circuit to the system has
decreased THDIL. The dierence in THDIL after connecting the HPF circuit,
∆THDI = 0.4%.
∆THDIL is the dierence between THDI at the load side with and without
adding the high pass lter (HPF), (∆THDIL = THDIL2 - THDIL1). The same
approach can be used to calculate the values of ∆THDIS for each value.
When the non-linear load increases to Vh = 20 volt, then ∆THDIL increases to
0.84%, and when Vh = 50 volt then ∆THDIL increases to 0.97%. This rate of
increase of ∆THDI continuously expanding linearly until it reaches the last value
of Vh = 5000 volt which produces 356% THDIL. However, after using the HPF
circuit ∆THDIL decreases 90% which is considerably a huge reduction of THDI
value at the load side.
Simultaneously, the harmonic current (Ih) which was drawn by using a low impeda-
nce (Zf = 0.2Ω) of (HPF) tuned to 150 Hz, increases proportionally with the in-
crease of the harmonic voltage source (which represents the non-linear load). The
increasing begins from 0.06 Ampere (when Vh = 5 volt), ending with 58 Ampere
(when Vh = 5000 volt), and with a rectier voltage (V rect.) = 4.77 Vdc (when Vh =
5 volt) and increases to reaches 4775 Vdc (when Vh = 5000 volt). Also, the output
inverter voltage (Vinv.) = 0.52 volt (when Vh = 5 volt) and increases to reach 522
volt (when Vh = 5000 volt). Whereas the value of THDI of the output load after
the output transformer which is the utilized load (at point 5 in gure 2.3) remains
constant small value at all the cases on the value of 0.02%.
Figure 2.9 below shows the sinusoidal utilized harmonic current after the VSI
which is the output load current.
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Figure 2.9: The output load current when Vh = 5000 V
Figure 2.10 presents the curve of THDIL% in the two cases illustrated with the
increasing of harmonic voltage (Vh). It is obvious that the gap between the two
curves is expanding with the increasing of harmonic voltage (Vh). Consequently,
the eect of adding HPF circuit to the system increases proportionally with the
increase of harmonics (Vh) and decreasing THDIL2 value. This proves the con-
tribution of this method in reducing the THDI at the load side eectively in all
values.
Figure 2.10: THDIL1 Curve Vs. THDIL2 Curve
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Figure 2.11 below presents the curve of THDIS% in two cases in accordance with
the increase of harmonic voltage (Vh). The values of THDIS1 are always greater
than THDIS2. This evidence proves the contribution of this method to reduce
THDI at the source side eectively in all values, and consequently, improving
input PF and power quality at the source side. The values of THDIL2 & THDIS2
are less than values of THDIL1 & THDIS1 because of the existence of the HPF.
Figure 2.11: THDIS1 Vs. THDIS2 Curves
However, the source current (IS2) in the second case is always greater than (IS1) in
the rst case as shown in gure 2.12, while IS1 is always greater than the extracted
harmonic current (Ih) at all values.
From the aforementioned details, it can be easily concluded that the values of
THDIL, THDIS are increasing proportional to the harmonic voltage (Vh). This
increase happens in both cases both without and with adding HPF circuits, but
the results in the rst case are higher than the second case for the same harmonic
voltage in all cases.
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Figure 2.12: IS1, IS2 & Ih Curves
Figure 2.13 below shows the dierent values of the apparent power of the har-
monics (Sh = Ih.Vh) which has been extracted by the HPF and the values of the
output apparent power of the 3-phase utilization inverter (Sinv.).
Figure 2.13 shows that Sh is always greater than Sinv.. This is logical because the
utilized power (Su) which is the same value of Sinv., has been produced completely
from the harmonics power (Sh) which has been drawn from the non-linear load
via HPF.
In addition gure 2.13, shows the total apparent power at the second case S2 is
always greater than the total power without lter S1 which is compatible with the
increasing values of Is2 over Is1.
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Figure 2.13: S1, S2, Sh & Su Curves
Finally, according to the simulation results, tables & gures, the idea of taking
advantage of harmonic power and harvesting these harmonics through converting
it to useful sinusoidal power, in order to feed RLC-load, has been proved to be
successful. However, additional current has been drawn from the source in all
values of (Vh), which is regarded as a limitation for this design.
In addition, other goals of this work which were in decreasing the harmonics at
the source and load side and improving the input PF and power quality have been
achieved. The results prove that the value of THDI decreased at both the source
and the load sides in all cases and the produced power at the output side (point
5 in gure 2.3) has a sinusoidal wave and low THDI of 0.02%.
2.2.1.1.5 Conclusion of 3-Phase Passive Filter Method :
This method presents a novel idea to take benet of the harmonic currents and
voltages which are produced as a result of non-linear loads. This method reduces
THDI values by ltering out the harmonics power and reuses it as a DC power
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supply to feed RLC-loads in three-phase systems.
From the results of the simulation, it can be concluded that harmonic currents can
be drawn by using a 150 Hz high pass lter from the load side, and that reduces
the THDI value at both load and source sides.
The simulation results showed that the THDIL value has been reduced almost
90%, and the THDIs has been reduced more than 25% when Vh is 5000 volt.
These harmonic currents have been converted to a useful power with a very small
THDI of about 0.02%, by converting them to DC voltage and then reconvert it
to AC voltage at the fundamental frequency of 50 Hz.
2.2.1.1.6 Advantages of 3-Phase Passive Filter method :
1. The idea of gaining benet of harmonics power (Sh) and feed electrical
(RLC) loads has been applied successfully on a three-phase system. How-
ever, it draws additional (IS) current.
2. The low impedance (HPF) reduces the THDI at both load and source sides
for all values of (Vh) and extract the harmonics current.
3. Consequently, the input PF and the power quality of the circuit improved
in general and RLC-load has been fed.
2.2.1.1.7 Limitations of 3-Phase Passive Filter Method :
1. Use of additional equipment like (high pass lter, full wave bridge rectier,
PE switches and voltage source inverter), make it bulky and not feasible.
2. The large number of parameters used in the design, increases the cost and
the weight of the proposed circuit.
3. The additional elements used in this circuit increases the complexity of the
design.
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4. The additional passive lter and utilization circuit require additional source
current, increases the input source power and increase the losses which make
it impractical.
2.2.1.2 Single Phase Passive Filter Method
In order to simplify the previously proposed 3-phase circuit and reduce the cost
and complexity of the design, a new method of a single-phase passive lter has
been proposed in order to eliminate harmonics current on the power systems.
This method can be used to bring a benet of the harmonics current which has
been produced on the source side because of the existing of non-linear loads in
single-phase systems and convert it to useful sinusoidal power which can be used
to feed dierent electrical loads.
In addition, this circuit contributes to a huge reduction of the total current har-
monic distortion THDI and improves PF. This design can utilize the distortion
power by drawing harmonics current via using a low pass lter (LPF) and a full
wave bridge rectier to convert the drawn harmonics current to DC current. This
reconverted to AC sinusoidal current by using single-phase inverter controlled by
pulse width modulation (PWM) circuit in order to feed dierent loads.
It can be concluded from the results of the simulation, that the utilized current
(Iu) can be created by rectifying harmonics current or can called lter current
(If ) which has been drawn by an LPF. This is a simple design and a low-cost
circuit and with the most important advantage that this circuit can feed RL-load
without requiring any additional source current.
Unfortunately, no mathematical formula can control the amount of utilized power
(Pu) because the degree of the generated harmonics in every circuit changes ac-
cording to many factors. A number of studies have been conducted to investigate
the factors that can aect the harmonics produced by non-linear loads [109].
In [110] attenuation, which refers to the interaction of voltage and current distor-
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tions due to shared system impedance, and diversity, which refers to the partial
cancellation of harmonic currents due to phase angle diversity, are discussed. The
eects of mixing single and three-phase non-linear loads on harmonic cancellation
are also discussed in [111]. Harmonic cancellation due to dierent single-phase
non-linear loads is illustrated in [112]. In [113], voltage, impedance and frequency
variations eects on the harmonics generated from a single PC are discussed. At-
tempts to quantify the eect of linear loads on the generated harmonics are given
in [114]. The authors in [109] concluded that many factors aect the degree of
generated harmonics including the background voltage distortion and percentage
of non-linear load to the total load.
2.2.1.2.1 System Description :
A simplied schematic diagram of the circuit is shown in gure 2.14. The circuit
consists of a single-phase 220 V AC source connected in series with low pass fre-
quency side of the passive (LC) lter which is (100 mH) inductor and in parallel
(but not grounded) with high-frequency side which is a small size (0.1 mF) capac-
itor. This capacitor will take out all harmonics current (over 50 Hz) and passes
it into the newly proposed utilization circuit which consists of full wave bridge
rectier and 4-pulses single-phase inverter. The output power oers a sinusoidal
current and voltage; therefore, it can be used to feed dierent electrical loads.
Figure 2.14: Schematic Diagram of Single-phase Circuit
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2.2.1.2.2 Cases to Study :
The following three cases show the dierences in the results between a single-
phase circuit connected to non-linear load without lter and the same circuit with
conventional LPF and the same circuit with dierent topology of LPF with a
full bridge rectier plus a VSI. The results and gures have been collected and
classied to make a comparison among these cases in the following items:
1. First case: A power supply of 220 AC volt, connected to non-linear load
(a single diode with RL-load) produces THDIs = 43.35 %, without using
passive lter as shown below in gure 2.15. The value of THDIs can be
changed with the size and the type of the non-linear load.
Figure 2.15: First case circuit
2. Second case: In addition to the circuit in gure 2.15, a traditional low pass
lter (LPF) has been connected with a non-linear load. The inductor (L1)
has been connected in series with the power supply and the capacitor (C1)
has been connected in parallel with the load. A small value resistor has
been added in series with (C1) in order to measure the THDI . The circuit
in second case is shown in gure 2.16 below.
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Figure 2.16: Second case circuit
The value of THDI at the input side has decreased to 2.2%. The source
current (Is) is 7.2 A, and lter current (If ) (in the capacitor branch) is 2.1
A (distorted current) and THDI = 300% at the capacitor's branch. The
gure 2.17, shows the lter current waveform or can be called the extracted
harmonics current in the case of using LPF.
Figure 2.17: Filter current in the second case
61
Chapter: 2 Section: 2.2
3. Third case: The same circuit of the second case has been connected in
addition to the utilization circuit and RL-load is shown in gure 2.18.
Figure 2.18: Third case circuit
The utilization circuit consists of a bridge rectier with four pulses single-
phase inverter controlled by PWM controller, the inverter is connected to
RL-load as a utilized load. The capacitor (C2) which located after the
bridge rectier, has been used as a dc voltage storage, and its value can be
chosen as (1) mF or higher depending on the load current, load voltage and
also depending on the required value of total harmonics after the utilization
circuit (THDu). The source current (Is) has been shown in gure 2.19 has
a value of (THDs) = 2.2 %.
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Figure 2.19: Source current (IS) in the third case
The output utilized current waveform (Iu) = 1.4 Amp. is a sinusoidal wave
as shown in gure 2.20, with a very small value of THDI = 2.1 % and the
source current (Is) remains (7.2) A, without drawing any extra current.
Figure 2.20: Utilization current (Iu) waveform
63
Chapter: 2 Section: 2.2
2.2.1.2.3 The Design Specication :
The simulation has been performed on a single-phase non-linear load with param-
eters shown below in table ( 2.8):
Table 2.8: System Parameters
Input voltage source 220 Vrms
Passive lter L1 = 100 mH, C1 = 0.1 mF, f = 50 Hz
Non-linear Load P = 100 W , Q = 10 var
After rectier capacitor C2 = 2.2 mF
After inverter capacitor C3 = 2.2 mF
After inverter inductor L3 = 10 mH
Utilized Load (Zu) L = 1 mH, R = 1 Ω
2.2.1.2.4 Simulation Results and Assessment :
In order to simplify the whole circuit, the following gure 2.21 shows the summary
of the third case when the utilization circuit has been added to the passive lter
in order to utilize harmonics and improve the power factor at the source side.
(Vs) represents the voltage source, (Vh) is the non-linear load represents a source
of harmonics, (L1) is the inductor which works as a low impedance at low fre-
quency (50 Hz), (C1) is the capacitor which works as a low impedance at high
frequency (150 Hz) and above, the utilization circuit (AC/DC) rectier converts
the harmonics into DC power and the (DC/AC) inverter converts to AC sinusoidal
current, while (C2) is the reservoir for DC voltage. Finally, the utilized load is a
small RL-load.
This study presented three cases for studying and comparing the results of each
case. The rst case shows a single-phase voltage source in series with a single
diode and inductive load as a non-linear load. For this case THDIs = 43.35%
without using any lter.
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Figure 2.21: The schematic diagram of the third case
The second case is the same circuit adding a conventional LPF with (L) = 100
mH, (C1) = 0.1 mF and tuning frequency = 50 Hz. THDI of the source has
decreased to 2.2% and the source current (IS) in this case is 7.2 A, while the
harmonic current or lter current (If ) at the high-frequency (capacitor) branch is
highly distorted as shown in gure 2.17.
The third case shows the full circuit adding a utilization circuit consisting of a
full wave bridge rectier and a single-phase inverter controlled by PWM circuit in
series with the utilized load (RL-load). (IS) and (If ) remained at the same value.
However the result of using the utilization circuit, a new current will appear on
the output of the inverter, which is the utilized current (Iu) = 1.4 A, that feeds
the RL-load. This (Iu) current has been created from the rectication of the
harmonics current into a sinusoidal AC current in a very small value of THDI =
2.1% at the RL-load side.
The table 2.9 below displays the values of (IS), (Iu), the utilization ratio ( IuIS ),
utilized power, distortion at the source side (THDs) & distortion at the high-
frequency side of the lter (THDf ). These values change against specic values
of (L1) and (C1) of the lter which have been chosen in a way that can investigate
the (50 Hz) tuning frequency for LPF but in dierent lter impedances (Zf ).
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Table 2.9: Simulation results in dierent values of Zf
Case
L1
(mH)
C1
(mF)
Zf
(Ω)
Is
(A)
Iu
(A)
Iu
IS
%
Pu
(W)
THD%
(Source)
THD%
(Filter)
1st 0 0 0 1.1 0 0 0 43.35 0
2nd 100 0.1 31.6 7.2 0 0 0 2.2 300
3rd 100 0.1 31.6 7.2 1.4 19 2 2.1 305
3rd 50 0.2 15.8 21 4 19 16 3.2 246
3rd 18 0.56 5.67 38 13.7 36 188 5.6 180
3rd 10 1 3.16 61 22 36 484 8.8 164
3rd 1 10 0.31 120 43 36 1849 27 133
3rd 0.5 20 0.16 130 47 36 4489 31 126
(Zf ) is the impedance of lter at the fundamental frequency, ( IuIS%) is the per-
centage of the utilization ratio of the source current, (Pu) is the utilized power
at the RL-load, (THDs) is the total harmonic current distortion of the source,
(THDf ) is the total harmonic current distortion for high-frequency side of the
passive lter.
The rst row shows the value of (THDs = 43.35%) in the rst case, because of
the non-linear load without adding any lter with a peak value of source current
(IS) = 1.1 A. The second row shows that the peak value of (IS) has increased to
7.2 AC ampere because adding the passive lter; therefore, the value of THDs
for source decreased to 2.2% with high THDf = 300% on the capacitor's branch
of LPF. These values reect the eectiveness of the LPF to draw the harmonics
current.
The 3rd, 4th, 5th, 6th, 7th & 8th rows show the values of (Zf ), (IS), (Iu), IuIS %,
(Pu), THDs & THDf , respectively in the third case when using a utilizing circuit
in six dierent values of (L1), (C1) and Zf which tunes the LPF's frequency at
the 50 Hz fundamental frequency.
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However, the third row shows that (IS) remains at the same value (7.2 A) while
the utilized current (Iu) produced (1.4 A) from the utilization circuit as a result
of the rectication and utilization process of harmonics current.
Figure 2.22, presents the values of (L1) & (C1) against lter impedance (Zf ) in the
third case. It shows that the lter impedance (Zf ) increases with the inductance
value and decreases with the capacitance value of LPF.
Figure 2.22: The values of L1, C1 & Zf in 6 values in 3rd case
Figure 2.23, shows a comparison between THDs & THDf in six dierent values
of the lter impedance (Zf ) at the third case.
It can be concluded from table ( 2.9), gure 2.22, gure 2.23, and gure 2.24 that,
(THDs) is increases proportionally with (C1) but decreases proportionally with
(THDf ), (L) and (Zf ). The source provides additional current when the value of
main capacitor (C1) increases; therefore, the value of THDs increases while the
value of THDf decreases.
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Figure 2.23: Comparison between THDs & THDf with Zf values
On the other hand, gure 2.24 shows a comparison between (IS) and (Iu) values in
the 3rd case when the values of (L) and (C1) change in six dierent values of Zf .
the results prove that (IS) and (Iu) are increase proportionally with (C1) value
and inversely with (L) and (Zf ) values, because bigger value of (C1) will cause in
smaller impedance (Zf ) which requires bigger current. This phenomenon means
that, the low impedance of LPF will cost the source additional current, however
at the same time, additional (Iu) will be produced after utilization circuit.
Figure 2.24: Comparison between (IS), (Iu) & ( IuIS%) with Zf values
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The chosen value of impedance lter (Zf ) = 31.6 Ω in the third row, when (L) =
100 mH and (C1) = 0.1 mF is the best value for this circuit, because a sinusoidal
utilization current (Iu) = 1.4 Amp. and Pu = 2 watt, has been produced on the
output (load side) from the rectication of harmonics current without requiring
additional source current.
2.2.1.2.5 Conclusion of Single Phase Passive Method :
This chapter presented a single phase LPF with a full bridge rectier and voltage
source inverter (VSI) using a simple designed circuit in order to utilize harmonics
current in single-phase systems by ltering out the harmonics current (If ) via
LPF and passing it through a utilization circuit which consists of full wave bridge
rectier and 4-pulses inverter controlled by PWM circuit in order to rectify the
distorted current (If ) and convert it into sinusoidal current called (Iu) and feed
the RL-load.
Three cases have been assessed and compared using the Matlab-simulink program.
It can be concluded from the results of the simulation, that a utilized current (Iu)
can be created by rectifying harmonics current (If ) with a simple cost and without
requiring any additional source current (IS) and a simple RL-load can be fed by
utilized power (Pu). In addition, the value of THDs has decreased. Consequently,
the input PF and the output utilized load are both have a unity PF values.
2.2.1.2.6 The Advantages of Single Phase Passive Filter method :
1. It has the ability to reduce the harmonics distortion at both the source
and load sides and thus can works as a power factor corrector, reduce the
bad eects of harmonics on the utilities, increase the PF and consequently,
improves the power quality.
2. Oers a new idea to take benet of the harmonics current, especially with
the increasing of non-linear loads and THD values at the load side.
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3. The design is simple and without complex control circuit.
4. Uses a small value of capacitor (0.1 mF) which reduces the size and cost.
5. The circuit at a specic values of LPF parameters, feed (1.4) ampere and
almost (2 Watt) output power without drawing additional source current.
The utilized power can be changed according to the utilized load.
2.2.1.2.7 The Limitations of Single Phase Passive Filter Method :
1. The big value of the inductor (100 mH) when (Zf ) is (31.6Ω), and the uti-
lization circuit are considered expensive in comparing with a small amount
of the utilized power.
2. From the results, the source current (IS) increases when the value of (C1)
increases, which increases the losses and limits the design parameters.
3. Many criteria can limit the design parameters, like (Zf ), the amount of a
non-linear load and distorted harmonics and the quality of the passive lter.
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2.2.2 Using of Active + Passive Filters
In order to improve the performance of the passive circuit, by applying the idea of
taking advantage of harmonics power and feed electrical loads, a traditional active
lter has been accompanied with a passive lter in a 3-phase system constructing
a novel topology of HAPF.
2.2.2.1 3-Phase Hybrid Active Power Filter (HAPF) Method
The invention of a new additional congurations of a HAPF will provide better
alternatives to existing applications and will explore a number of newer applica-
tions [61]. This method presents the design and simulation of a new topology of a
3-phase HAPF circuit using the shunt low pass lter (LPF) connected in parallel
with active power lter (APF).
The main aim of this new topology of HAPF is to take benet from the extracted
distorted harmonics current via modifying Ih into a sinusoidal waveform in order
to feed dierent electrical loads. In addition, the newly proposed HAPF has the
same functions and advantages of other HAPF topologies (e.g. reactive power
compensation, elimination of high order frequencies and harmonic current com-
pensation, and improves the power factor).
There are many methods to design a control algorithm for active ltering. Ac-
cording to [115], the p-q theory forms a quite ecient basis for designing active
lter controller; therefore, the control circuit has been designed based on the
instantaneous reactive power theory [116]. This algorithm determines the com-
pensation characteristics of the shunt active lter. The p-q theory requires the
use of Clarke transformation equations [117], and hysteresis current control tech-
nique [118], [119], to be used in the design. The proposed circuit provides a good
harmonic current compensation and power quality improvement. The non-linear
load is represented by a three-phase full wave bridge rectier and a MOSFET
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switched by PWM circuit at 150 Hz switching frequency in series with a small
resistive load.
The voltage source inverter (VSI) has been chosen in the design as it's very com-
mon in researches because of it's lower running loss in compared to current source
inverter (CSI) [88].
2.2.2.1.1 Analysis of The New Proposed Circuit :
The new HAPF is a combination of shunt APF connected in shunt with the
capacitor in high-frequency branch of the low passive lter (LPF). A single line
diagram of the newly proposed circuit is shown in gure 2.25.
Figure 2.25: Single Line Diagram of The New HAPF
Commonly, a parallel APF has been considered as a current source, and the non-
linear load as a harmonic source. The compensation method is based on the
concept of injecting harmonic current into the AC system with a same amplitude
of capacitor current but at a 180 phase shift. The gure 2.26 below shows the
single-phase equivalent circuit of newly proposed HAPF.
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Figure 2.26: Equivalent Single Line Diagram of Harmonics Current of The Circuit
Ish = Ich + ILh (2.2)
Ish : The harmonics current of the source.
Ich : The harmonics current of the capacitor branch.
ILh : The harmonics current of the non-linear load
Ich = IRh − Ifh (2.3)
IRh : The harmonics current of the resistive load.
Ifh : The harmonics current of the APF.
Ifh = KIch (2.4)
K: The equivalent transfer function, this value is adjustable factor in control
circuits.
Vc = Ic.Xc (2.5)
73
Chapter: 2 Section: 2.2
From equations 2.3 and 2.4:
IRh = Ich +KIch = Ich(1 +K) (2.6)
Ich =
IRh
(1 +K)
(2.7)
By applying Kirchho's voltage law (KVL):
Vsh = Ish(Zs +XL) + IchXc + IRhR (2.8)
From equation 2.2:
Vsh = (Ich + ILh)(Zs +XL) + IchXc + IRhR (2.9)
From equation 2.3:
Vsh = (IRh − Ifh + ILh)(Zs +XL) + (IRh − Ifh)Xc + IRhR (2.10)
From equation 2.4:
Vsh = (IRh −KIch + ILh)(Zs +XL) + (IRh −KIch)Xc + IRhR (2.11)
From equation 2.7:
Vsh = (IRh− (
K
1 +K
)IRh+ ILh)(Zs+XL) + (IRh− (
K
1 +K
)IRh)Xc+ IRhR (2.12)
74
Chapter: 2 Section: 2.2
Vsh = IRh[(1−
K
1 +K
)(Zs +XL) + (1−
K
1 +K
)Xc +R] + IL(Zs +XL) (2.13)
IRh =
Vsh − ILh(Zs +XL)
(1− K
1+K
)[Zs +XL +Xc] +R
(2.14)
According to [57], the source impedance (Zs = 0) should present a negligible
amount of impedance at the fundamental frequency (Zs = 0), then Zs does not
cause any noticeable fundamental voltage drop. So that Zs = 0 and then, in order
to get a sinusoidal source waveform Vsh = 0, and when K = 1 :
IRh =
−ILhXL
0.5(XL +Xc) + R
(2.15)
If XL << 1⇒∴ IRh = 0 & Ish = 0 (waveform is sinusoidal)
Therefore, this design requires small value of inductor and big value of capacitor.
2.2.2.1.2 Instantaneous Reactive Power Theory :
The instantaneous reactive power (p-q) theory has been formulated by Akagi [120],
it is based on the Clarke transformation as stated in [121], in order to convert
voltages and currents in three-phase systems (abc) coordinates into (α, β , 0)
orthogonal coordinates.
In three-phase three-wire systems, splitting the zero-sequence component from
the abc components is the most distinctive feature of applying (p-q) theory and
that leads to simplication of the equations [115].
The Clarke transformation, has the form:
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With the voltages and currents have transformed to the α and β coordinates, the
real and imaginary powers are given by:

p
q

 =

vα vβ
vβ − vα



iα
iβ

 (2.18)
Where (p) is the real power and represents the total energy ow per time, (q) is
the imaginary power and gives the measure of the quantity of current or power
that ows in each phase without transporting energy at any time [115].
This control method senses capacitor currents (ia, ib, ic) and line voltages (va, vb, vc)
to create reference currents (Iref.) and then compare resistor current as a feedback
(If ) with (Iref.) in order to control pulses of VSI's switches.
p = vαiα + vβiβ = pav + pos (2.19)
pav : Represents the fundamental energy transferred from source to load (mean
value of instantaneous power (pins.) ).
pos : Represents the exchanged or oscillated energy between source and load, this
part must be compensated because it's produced in a result of distorted current
as harmonics.
The instantaneous imaginary (reactive) power (q) is given as:
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q = −vαiβ + vβiα = qav + qos (2.20)
qav : The mean value of (Qins.) which represents the fundamental reactive power
exchanged between source and load (this part must be compensated as it's not
active power).
qos : The oscillating part of Qins. which represents the exchanged energy between
phases and load (this part also must be compensated).
The instantaneous active current ip is dened in the α and β coordinates as:
iαp =
vα
v2α + v
2
β
p (2.21)
iβp =
vβ
v2α + v
2
β
p (2.22)
The instantaneous reactive current,iq is dened in the α and β coordinates as:
iαq = −
vβ
v2α + v
2
β
q (2.23)
iβq =
vα
v2α + v
2
β
q (2.24)
Let the instantaneous powers in the α axis and the β axis be pα and pβ , respec-
tively. They are given by the conventional denition as follows:

pα
pβ

 =

vα iα
vβ iβ

 =

vα iαp
vβ iβp

+

vα iαq
vβ iβq

 (2.25)
The instantaneous real power in the three-phase circuit (p) is given as follows:
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p = pα + pβ =
v2α
v2α + v
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v2β
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−vαvβ
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v2α + v
2
β
q (2.26)
iLα represents the reference current in the α coordinate is dened as:
iLα = iαp + iαq (2.27)
iLβ represents the reference current in the β coordinate is dened as:
iLβ = iβp + iβq (2.28)
iref represents the reference current in the abc coordinates is calculated as:

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The aforementioned equations were explained previously in details in [115].
2.2.2.1.3 Hysteresis Current Control :
Hysteresis current control is a common PWM control used in voltage source in-
verters (VSI) to force these inverters to behave as controlled ac current source to
the power system [115]. This technique depends on generating the required trig-
gering pulses by comparing the feedback signal with the reference current, and
it is used for controlling the voltage source inverter [119]. This method controls
the switches of the voltage source inverter asynchronously to swing the current
through the inductor up and down so that it follows the reference current.
In general, hysteresis regulation has the advantages that it is unconditionally
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stable, does not require detailed plant data and can achieve high rates of change
in the controlled variable. These advantages are attractive in APF application
where the reference can have sharp transitions. The fast response of the following
errors of hysteresis control signals is advantageous in APF applications.
Hysteresis current control (HCC) is the simplest control technique to apply in the
time domain [122]. Memory block uses to implement a delay by major integration
time step. Relay block or hysteresis block is important to operate the ON/OFF
switching controller when there is a dierence of (+0.01) and (-0.01) between two
values of (Iref&If ). Figure 2.27 shows the hysteresis current control circuit (HCC)
designed in the Matlab-Simulink program :
Figure 2.27: Hysteresis Current Controller Circuit
79
Chapter: 2 Section: 2.2
2.2.2.1.4 The System Conguration :
The system conguration has been described and investigated in three steps as:
1. The rst step represents an initial circuit consists of a 3-phase voltage source
(20 volt) connected in series with a 3-phase full wave bridge rectier in series
with a 150 Hz pulsating MOSFET switch (represented the non-linear load)
as shown in gure 2.28.
Figure 2.28: Traditional Circuit Without Filters
2. The second circuit consists of a 3-phase voltage source, connected in series
with non-linear load and a passive low pass lter (LPF) its resonance fre-
quency is 50 Hz, L = 1.35mH, C = 7.5mF,Zfilter = 0.42Ω (Low impedance)
with a resistive load (1Ω) , the resistor can be used in order to adjust the
tuning frequency sharpness [37].
The role of the LPF is to eliminate the harmonics from the source, and
force the harmonic current to pass through the low impedance branch of
LPF which (RC). The circuit is shown below in gure 2.29.
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Figure 2.29: Circuit With Low Pass Filter
The eects of harmonics is obvious in gure 2.30 which shows the lter
current waveform in the Capacitor's branch before adding APF.
Figure 2.30: C-branch's Current before adding APF
3. The third case circuit represents the newly proposed circuit. This HAPF
has been produced by adding a 3-phase shunt active power lter between the
capacitor and the resistor in order to compensate the eliminated harmonics
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in the RC-branch and in the source current. The circuit is shown below in
gure 2.31.
Figure 2.31: New Proposed HAPF
The shunt active power lter (APF) has been designed and tested according
to [115] by using The instantaneous reactive power theory, Clarke Trans-
formation and Hysteresis Current Control (HCC) method which is mostly
preferred in APF control schemes to control inverter's pulses.
Figure 2.32 shows the design of the APF, gure 2.33 illustrates the control
steps which used in the APFs design and gure 2.34 shows the APFs control
circuit.
The main aim of this design is to harvest the active (real) power from the
distortion power; therefore, the control circuit focuses on compensating the
oscillatory part of the real power (Pos) as it is produced in a result of the
harmonics.
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Figure 2.32: Active Power Filter Design
Figure 2.33: APF Control Steps
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Figure 2.34: APF Control Circuit
2.2.2.1.5 The Design Specication :
Simulation is performed on a three-phase balanced non-linear load as shown below
in tables 2.10, 2.11 and 2.12:
VSource 20 AC Volt
system frequency 50 Hz
Load resistor 1 Ω
MOSFET Switching Frequency 150 Hz
Table 2.10: System Parameters
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Inductor 1.35 mH
Capacitor 7.5 mF
Resistor 1 Ω
Table 2.11: Low Pass Filter Parameters
Inductor 0.5 mH
DC link capacitor 2.2 mF
Line resistor 1 Ω
Filter impedance 0.42 Ω
Ftune 50 Hz
Table 2.12: Active Power Filter Parameters
2.2.2.1.6 HAPF's Method Simulation Results :
All three circuits have been modeled and simulated successfully in the Matlab-
Simulink program. The table 2.13 below summarizes the results of the simulation
with a comparison between the values of current total harmonic distortion per-
centage (THDI%) of three aforementioned circuits.
Case Ru(Ω) THDS THDc THDR IS(A) If (A) Iu(A) Pu(kW)
1st  74%   300   
2nd 1 22.3% 49.5% 49.5% 330 180  
3rd 1 1.9% 9.7% 8% 500 450 185 34.2
3rd 10 1.6% 4.8% 9% 505 500 22 4.84
Table 2.13: Comparison Among Three Cases
In the rst circuit (Without lter), THDI percentage value was 74% (Because of
the performance of the MOSFET). The Low pass lter (LPF) has reduced the
value of THD-Source in the second circuit (With LPF) to 22.3%, which shows
the eectiveness of the LPF, but the THD of the RC branch became more than
49.5%. In the third case proposed HAPF, the value of THD-Source has reected
the excellent performance of the newly proposed HAPF which reduced THD-
Source to 2% and the value of THD-LPFC has reduced to 9.7%, and the value of
THD-LPFR has reduced to 8%.
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Figure 2.35 shows the source current before using ltering process. Figure 2.36
shows the source current after using the proposed HAPF, and gure 2.38 presents
the Fast Fourier Transform (FFT) spectrum analysis of the LPF-Resistor branch
current waveform after using the newly proposed HAPF. Figure 2.37 shows the
waveform of IR after ltering, the small spikes which are displayed on the wave-
form represent the eects of harmonics which are reduced in comparing with the
waveform shown previously in gure 2.30 which shows the lter current waveform
before adding the shunt APF.
Figure 2.35: Source Current Before Filtering
Figure 2.36: Source Current After Filtering
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Figure 2.37: The current of resistive load after ltering
Figure 2.38: FFT spectrum of current of Rfilter in new HAPF
It can be easily concluded, from the results and waveforms that the THDI% in
the source and LPF branches has decreased hugely, especially, in the LPF-Resistor
branch from 49.5% to 8% and that's prove the ability of using the modied current
as a power supply and feed some loads because it contains relatively low THDI
value.
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2.2.2.1.7 HAPF's Method Conclusion :
This methodology has presented a new topology of a 3-phase HAPF. The system
has been designed, tested and simulated by the Matlab-Simulink program in three
steps; rstly, without using lters, secondly, with LC-LPF; nally, using LPF in
combining with APF which represent HAPF. After a comparison between the
values of total harmonic distortion (THDI%) in three aforementioned circuits,
the results of the simulation have conrmed the eectiveness of the proposed
HAPF because of the huge decrease in the THD value (i.e. high rate elimination
of the harmonics). The proposed HAPF oers a reactive power compensation for
the circuit because of using a shunt APF. Consequently, the power quality of the
circuit will improve.
This method has submitted a new idea to benet of eliminated harmonic current
in an RC-branch of the LPF through using the APF in shunt with the RC branch
of LPF and compensate high-frequency currents in order to use it as a power
supply to feed dierent loads. In this method, a resistive load has been presented
as an invested load. However, in a practical life and laboratory experiments more
benecial loads could be applied.
2.2.2.1.8 The benets of using HAPF method :
1. Generally, active methods can solve the resonance problem which usually
happens between passive lters and the system at specic values.
2. Reduction of harmonic current distortion (Reduced from 49% to 8%) for a
utilized load.
3. The utilized power (Pu) is 34.2 kW (when R = 1 Ω), and Pu is 4.84 kW
(when R = 10 Ω).
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2.2.2.1.9 The limitations of using HAPF method :
1. High initial cost; including active switches, inverter, and PWM control cir-
cuit, and high switching losses.
2. Complex control circuit.
3. Requires additional elements which make it bulky.
4. The produced utilization current can only feed resistive loads in very limited
values (which is not common).
5. The output current (Iu) waveform has lower PF and higher THDI of 8%,
in comparing with passive lter solution of 2% THDI .
6. This design is impractical because its draw high source current and works
only on small values of resistive loads (1 - 10) Ω.
2.2.3 Comparison & Discussion Between Two Methods
The idea of taking advantage of harmonics current in order to feed electrical loads,
and working as a passive power factor corrector (PPFC) have been presented
rstly for a three-phase system passive lter as a high voltage model. However,
this model suers from a high source current and a complex design. In order to
simplify the design and overcome the drawbacks of 3-phase model, a single-phase
system using passive lters has been designed.
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Passive Filter Method HAPF Method
Small size (for low power ratings) Larger size (bulky)
Simple design and control
Complex control circuit and
requires additional parameters
No need to use active switches
(except for inverter)
Additional cost and losses of
active switches
Cheap passive elements
and low running cost
Expensive, because of the high
initial cost and running cost
Utilization current (Iu) can
feed any type of loads
Utilization current (Iu) can only
feed capacitive and resistive loads
(very limited value of loads)
Does not provide reactive
power compensation
Provides reactive power
compensation
May suers of resonance problem
between the system and lter
Can solve the resonance problem
The value of THDI at the
output side (Zu) is 2.1% and
the waveform is sinusoidal
as shown in gure 2.20
The value of THDI at the output
side is 8% and Iu is almost
sinusoidal but with small spikes
as shown in gure 2.37
The value of THDI at the input
side reduced from 43.3% to 1.7%
The value of THDI at the input
side reduced from 74% to 2%
In spite of the utilized power is
small (2 Watt) but it's extracted
without drawing additional (IS)
The utilized power is 34.2 kW
(when R=1Ω), and 4.84 kW
(when R=10Ω) but with high (IS)
Can be applied practically
in spite of design limitations
and low output power
Not ecient practically because of
the high (IS) and restrictions on load
types (only resistive) and load values
Table 2.14: Comparison Between Two Methods (Passive & Active)
This model consists of fewer elements and does not require additional source
current for specic value of the passive lter and can harvest the distortion power
to feed small loads. In addition, THDI has been reduced and PF increased at
both source and load sides.
The next subsection, presents a three-phase active lter in combination with a
passive lter constructing a novel topology of a HAPF as a second method. The
utilized power (Pu) is 34.2 kW (when R = 1 Ω), and Pu is 4.84 kW (when R =
10 Ω). However, this design is not ecient practically because of the high current
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source and has restrictions on load types (only resistive) and load value limitations
(1 - 10) Ω.
A table of comparison can be made between the results of two approaches in terms
of achieving lower THDI , higher PF and lower number and size of parameters
which aects the cost and size of the utilization circuit and producing higher
power without drawing additional current from the source.
2.2.3.0.1 Summary of Chapter Two :
A comparison has been made in table 2.14 between passive and active methods,
according to the simulation results. These points show the priority of the single-
phase passive method on the active method in terms of the size, simplicity of
design, losses power, cost, limitation of loads, output THDI , no extra IS, and ap-
plicability in practice life. In addition the output waveform of the utilized current
of HAPF looks semi-sinusoidal with spikes, these spikes can cause problems of the
power quality like oscillation and may aect other electronic equipment because
of the sudden change in current.
All aforementioned points prove that the passive method is more ecient and
applicable than the active method in the harmonics utilization.
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Chapter 3
Novel Design of Active Power
Factor Correction (APFC)
3.1 Introduction
Traditionally, AC/DC converters, which are also called rectiers, are developed
using diodes and thyristors to provide controlled or uncontrolled DC power with
unidirectional or bidirectional power ow [6]. Single phase diode rectiers are
extensively used for industrial utilizations. Many conventional switching power
supplies in data processing equipment and low power motor drive systems oper-
ate by rectifying the input AC line voltage and ltering by using large electrolytic
capacitors. The capacitor draws high current in short pulses prefaces several prob-
lems including attrition in the available power and increase losses. The capacitor
voltage retains the peak voltage of the input sine wave until the next peak comes
along to recharge it again [7].
In such situation, the capacitor draws a current from the input source just at
the peaks of the input waveform, and this pulse of current must contain enough
energy to sustain the load until the next peak. This process can be achieved by
dumping a large energy into the capacitor during a short time, after which the
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capacitor slowly discharges the energy into the load until the cycle repeats. The
current pulse takes 10% to 20% of the cycle duration, meaning that the current
during the pulse must be 5 to 10 times of the average current and increases
its r.m.s. value [7]. This process involves both non-linear and storage elements
and results in the generation of harmonics in the line current. The non-linear
characteristics of loads such as computers, printers and variable speed motor drives
(used in washing machines or air-conditioning) have made a harmonic distortion
in electrical distribution systems. However, when operating in large numbers,
the cumulative eect of these loads has the capability of causing serious harmonic
distortions. This may lead into a poor power quality, high THD, poor power factor
at input ac mains, voltage distortion, slowly varying rippled DC output at the load
side and low power eciency [123]. The non-ideal character of these input currents
creates a number of problems for the power distribution network and for other
electrical apparatus in the neighbourhood of the rectier systems. This approach
has many drawbacks, including high-input harmonic current components, a low
rectier eciency due to large RMS value of the input current, input ac mains
voltage distortion because of the associated peak currents and a maximum input
power factor is approximately 0.6, while a larger lter inductor is required for a
high-input power factor [59].
Because of the strict requirement of power quality at the input AC mains, several
standards have been developed and are being enforced on the consumers. Because
of the severity of power quality problems some other options such as passive
lters, active lters, and HAPFs along with typical rectiers, have been extensively
developed especially in high power ratings and already existing installations [80].
However, these lters are expensive, heavy, and bulky and have reasonable losses
which reduce the overall eciency of the complete system. Under these concep-
tions, it is considered a better option to include PFC converters as an inherent
part of the system of AC/DC conversion, which provides a reduced size, a higher
eciency, and well controlled and regulated DC to provide a comfortable and
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exible operation of the system [6].
Nowadays, the expansion of using the electronics devices has resulted in a larger
need to guarantee that the input current harmonic ratio of each apparatus con-
nected to the power grid is limited to satisfy the regulatory standards. This
important condition can be investigated by merging some form of PFC circuits
in order to form the input phase currents so that they are sinusoidal in nature
and are in phase with the input phase voltages. The researchers invented many
solutions in order to decrease the THD, get the unity PF at the input side and
achieve regulated output voltage at the output side [7].
PFC circuit is substantial for AC/DC converters in order to be interrogated with
the requirements of international standards, such as IEC61000-3-2 and IEEE-519.
In addition, PFC can increase the power conversion eciency and capacity of
power systems. Consequently, can decrease the utility bill for the customers [80].
The PFC technology has been developed now at a reasonably matured level for
AC/DC conversion with reduced harmonic currents, high power factor, low elec-
tromagnetic interference (EMI) and radio frequency interference (RFI) at input
AC mains and well-regulated and good quality DC output in order to feed loads
ranging from a fraction of Watt to several hundred kilowatts power ratings in
large number of applications. In the last 40 years, a huge number of research of
dierent topologies, control methods, active switch devices, various congurations
of reactive elements, multilevel with unidirectional and bidirectional power ow
architectures have been designed and implemented [123].
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3.2 Literature Review of PFC
Single phase AC/DC rectiers with a large electrolytic capacitor are commonly
used for manufacturer and business issues. The main purpose to use diode recti-
ers is to operate the switching power supply in data processing apparatus and
to operate low power motor drive systems.
The large capacitor draws current in short pulses, which brings in a lot of problems
including decreasing in the available power, increasing losses and reduction of the
eciency. In the conventional way of design, the capacitor voltage preserves the
peak voltage of the input sine wave until the next peak comes along to recharge
it [123]. The only way to recharge the capacitor is by drawing the current from the
input source at the peaks of the source waveform as a long pulse which includes
an adequate amount of energy to nourish the load until the next peak. This
happens when the capacitor draws a large charge during a short time, after the
slowly discharge of the capacitor into the load. Therefore, the capacitor's current
draws 5 to 10 times of the average current in 10% or 20% of the cycle period.
Consequently, the source current has narrow and long pulses and the eective
(R.M.S.) value increases [7].
The major drawbacks of conventional AC/DC converters are:
1. Poor power quality.
2. Poor power factor at input ac side which reduces maximum power capability.
3. Very slow varying rippled dc at the load side.
4. Produces high loss which causes low eciency.
5. Larg size components of AC and DC side lters (bulky design).
Several issues must be taken into account when determining which type of PFC's
is the most recommended topology, like: robustness, power density, eciency,
95
Chapter: 3 Section: 3.2
cost, weight, size and complexity [124].
The search of novel topologies came as imminent eort to introduce PFC with
the following specications:
1. High PF rectier with reduced harmonics at the input AC side.
2. Reduced size and weight of magnetics.
3. Minimized electromagnetic interference (EMI) levels.
4. Low losses and a high power conversion eciency.
5. Increased robustness.
6. Good line and load regulation.
7. Universal input voltage operation.
8. Low part count and low cost.
3.2.1 Power Factor Correction (PFC) Circuits
PFC circuits can signicantly minimize losses and costs associated with the gen-
eration and distribution of the electric power with signicantly improved power
quality. Therefore, nowadays PFC is receiving more and more attention because
of the widespread use of electrical applications that draw non-sinusoidal current
from the electric power systems. There are several methods to reduce the har-
monic contents of the line current in single-phase systems.
The classication of single-phase PFC Methods is shown in gure 3.1. The diode
bridge rectier has no sinusoidal line current. This is because most loads require a
supply voltage (Vs) with low ripple, which is obtained by using a correspondingly
large capacitance of the output capacitor. Consequently, the conduction intervals
of the rectier diodes are short and the line current consists of narrow pulses with
important harmonic contents.
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Single Phase PFC Circuit
Passive Active
Low Frequency High Frequency
Resonant PWM
Isolated Non-Isolated
Flyback
PWM Rectier
Buck
Boost
Buck+Boost
PWM Rectier
Figure 3.1: Single Phase PFC Methods
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3.2.1.1 Passive Methods of PFC
Wide range of literature available regarding using reactive elements on AC side
(before rectier) or DC side (after rectier), and in general have common advan-
tages and disadvantages [125].
3.2.1.1.1 Advantages of Passive PFC :
1. Simple system implementation and easy to design and understand.
2. Fewer components.
3. Smaller size than active for low power (less than 200 watt).
4. Higher reliability and robustness.
5. Absence of active switches and control circuitry.
6. Clear of noise and electromagnetic interference (EMI) [125].
3.2.1.1.2 Disadvantages of passive PFC :
1. Dicult for passive circuit to reach (0.6 - 0.7) power factor without using big
size of reactive elements which means big value of THD (more than 150%).
2. Lack of voltage regulation and poor dynamic response.
3. Suitable for limited operating conditions. When the operating condition
(such as the input or output voltage) changes, the passive PFC may no
longer satisfy the required voltage.
4. Passive PFC, can not utilize the full energy potential of the AC line.
5. Only suitable for low power supply system (less than 200 watt), because the
capacitor becomes bulky when the power is more than 150 watt.
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6. As the size of passive elements increase, it's not economical due to the weight
and cost increasing for high power ratings.
7. Even though, line current harmonics are reduced, the fundamental compo-
nent shows an excessive phase shift which reduces the power factor.
8. Lack of exibility [125].
3.2.1.2 Active Methods of PFC
The active methods of PFC, which involve the shaping of the line current, using
switching devices such as MOSFETs and IGBTs, is a result of advances in power
semiconductor devices.
3.2.1.2.1 Advantages of APFC :
The use of active techniques of PFC results in one or more of the following ad-
vantages:
1. Lower harmonic contents in the input current in comparison to the passive
techniques, can remarkably diminish THD (10 - 30)%.
2. Reduced r.m.s current rating of the output lter capacitor.
3. Unity power factor is possible to achieve.
4. For higher power levels, active techniques of PFC will result in size, weight
and cost benets over passive techniques of PFC.
5. Successfully used in high power application (greater than 250 watt).
6. Capable of use the full range of input voltage [126].
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3.2.1.2.2 Disadvantages of APFC :
1. Requires additional, accurate and more expensive components like active
switches (MOSFET) and complex circuitry for the active devices.
2. Reduction in typical eciency (5% to 10%), due to additional losses of
conducting and switching losses.
3. Problems produced because of using power electronics devices (including
EMI and diode recovery problems).
4. The size and cost of reactive elements still an issue of concern with the need
of using minimum size devices [126].
3.2.1.2.3 Classication of APFC Based on Switching Frequency :
1. Low-Frequency Active PFC.
2. High-Frequency Active PFC.
3.2.1.2.4 Classication of DC/DC Converters Based on Structure
1. Buck converter [127].
2. Boost Converter [128].
3. Buck-Boost Converter [129].
4. Forward converter [130].
5. Push-pull converter [131].
6. Bridgeless converter [132].
7. Half-bridge converter [133].
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8. Full-bridge converter [134].
9. PWM converter [135].
10. Resonant converter [136].
11. Flyback Converter [137].
12. Single Ended Primary Inductor Converter (SEPIC) [138].
13. Cuk converter [139].
14. Zeta converter [140], [141].
3.2.1.2.5 Boost Converter :
Boost converters which operating in continuous current mode (CCM), have be-
come particularly the most popular converter, because of the reduced electro-
magnetic interference (EMI) levels results from its utilization in power electronics
applications.
3.2.1.2.6 Boost Converter Topologies :
The Boost converter has many topologies and each type has its advantages and
disadvantages. The most public Boost topologies can be gathered in the following
points as mentioned in [142]:
1. Conventional boost converter (CBC) [143].
2. Bridgeless boost converter (BBC) [144], [145].
3. Interleaved boost converter (IBC) [146].
4. Three level boost converter (3LBC) [147].
5. Half-bridge and Full-bridge boost converter (HBBC) [148], [149].
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6. Voltage doubler boost converters based on three static switching cell (VDBC3SSC)
[150].
Each topology has its own advantages and disadvantages. A comprehensive qual-
itative comparison among these topologies and the newly proposed PFC circuit,
will be shown in the next result assessment section in table 3.11.
3.2.1.2.7 Disadvantages of Boost Converter :
Generally, each topology has its own advantages and disadvantages. The most
common topology is the conventional boost converter (CBC). However, CBC suf-
fers from many drawbacks as mentioned below:
1. A large duty ratio is required for a large voltage boost, which places a
practical limit on the achievable voltage step-up due to the large volume
and weight of the required capacitance. Therefore, in order to maintain
acceptably small output ripple voltages, a prohibitively large capacitance is
required to ensure that the output voltage does not sag as the stored energy
is supplied by the main capacitor (C) during the duration (D).
2. Requires large value of inductor (mH) Since both (DC and AC) currents
are being sourced through the inductor; therefore, the inductor must be
designed such that the cores will not saturate during high power operation.
3. An elevated temperatures typically lower the saturation ux threshold of the
inductor core material, making this requirement a more signicant design
consideration.
4. It requires a large output capacitor to reduce the current ripple and it is not
suitable for a high power conversion [151].
5. The boost converter requires high switching frequency in order to achieve
high power density and faster transient. However, as the switching frequency
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increases, the output diode operated in high voltage provides a signicant
reverse- recovery loss in a hard switching converter which causes additional
turn-on losses (unless uses additional snubber circuit). In addition, reverse
recovery problem causes dierent problems like EMI increasing and requires
additional thermal management.
6. A reduction in eciency and increasing of conduction losses due to continu-
ity of current owing through at least 3 semiconductor elements (depending
on the design) in each cycle. [124]
3.2.1.2.8 Classication of PFC Based on Stages number :
Generally, the active PFC converters can be divided into two categories: the
two-stage approach and the single-stage approach.
1. Two stage converter (Power Factor Pre-regulator (P.F.P) + DC/DC con-
verter).
2. Single stage converter.
3.2.1.2.8.1 Two-Stage Converter :
The two-stage approach is the most commonly used approach [152]. In this ap-
proach, an APFC stage is adopted as the front-end to force the line current track-
ing the line voltage. A DC/DC output stage provides the isolation and the tightly
regulated output voltage to meet the load requirement. However, this approach
suers from some drawbacks in low-power cost-eective applications because it
requires additional PC components (at least two active switches with two con-
trol circuits and bulky capacitor to reserve the unregulated energy and control
the output DC voltage) which increase size, weight and cost and the complicate
PFC control circuit (increases complexity). Thus it has additional losses and less
eciency [153].
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On the other hand, two-stage model is probably the best option for AC-DC con-
verters due to the following reasons:
1. Sinusoidal line current guarantees the compliance of any regulation.
2. It gives a good performance under universal line voltage.
3. It oers many possibilities to implement both the isolation between line and
load, and the hold-up time.
4. The penalty on the eciency due to the double energy processing is par-
tially compensated by the fact that the voltage on the storage capacitor is
controlled. The fact of having a constant input voltage allows a good design
of the second stage.
5. The output is tightly regulated and low ripple factor.
3.2.1.2.8.2 Single-Stage Converter :
As an alternative and a cost-eective solution to the problems of the 2-stage
converter, the single-stage PFC approach has been proposed [154]. The main idea
is to integrate the active PFC stage with the isolated high-quality output DC/DC
stage into one stage. In this approach, the PFC switch and its controller are
saved while the converter still has fair input current and an isolated high-quality
output. Normally, it is expected that the single-stage PFC converter will have
lower cost than the 2-stage PFC converters, however, it depends on the dierent
applications.
In [153], a general comparative manufacturing and cost analysis of the dierent
PFC approaches is presented.
In the following, the advantages of single stage PFC converter:
1. One circuit with single input and output (expected less size and cost).
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2. A single switch shapes the input current and regulate the output voltage at
the same time (easy to design).
3. The PFC function is automatically achieved based on the principle of the
circuit operation instead of using additional controller (simpler control).
4. Single control circuit (controls the output voltage).
5. It has a high bandwidth so the output voltage is tightly regulated [153].
Disadvantages of Single-stage PFC Converter:
1. The input voltage (which is the main capacitor's voltage) has very wide
range. That is very undesirable, because its very hard to optimize the
DC/DC stage and at the same time requires a huge high voltage bulky
capacitor to meet the hold-up time requirement (Csingle-stage = 7 x Ctwo-stage).
2. Uses additional inductor to achieve the continuous current mode (CCM)
function.
3. Adding an active clamped circuit (ACL) reset circuit to achieve the maxi-
mum duty cycle in order to overcome the disadvantage of low bus voltage
at low line.
4. The unity power factor is not achievable as the tight controlled Vout is re-
quired.
5. The produced Irms on the switch in a single stage is higher than the sum
of two switches of the 2-stage. Then, the switch is larger in size and the
losses are bigger. Therefore, the eciency in single stage converter is less
than 2-stage converter [153].
Consequently, after all these disadvantages of single-stage PFC, the two-stage
converter seems to be the best approach in comparing with single-stage PFC.
However, the drawbacks of two-stage still need to be addressed.
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3.2.1.2.9 The Gap in Knowledge :
Each point of the aforementioned disadvantages of the conventional boost con-
verter and 2-stage approach is an important problem and needs to be addressed.
However, in the practical life; the cost, the size, and the weight are essential
points for each component with the proliferation of new technology devices. This
chapter, investigates the reduction of the inductor's size (from mH into µH) via
designing a new APFC circuit.
The newly proposed PFC circuit has the ability to solve almost all the problems
and disadvantages of 2-stage converters; therefore, it can be successfully the best
alternative for the rst stage of the two-stage PFC approach which is power factor
pre-regulator (P.F.P.) as shown in gure 3.2.
Figure 3.2: Two-stage AC/DC PFC converter
The new circuit decreases the value of the inductor into (1 x L/54) which is equal
to more than 98% reduction in comparison with the inductor in the traditional
boost converter. This reduction solves the issue of the size and the cost in 2-stage
approach. In addition, the style of switching the MOSFET may eliminate the
third order harmonic current from the input waveform which reduces the THDI
to less than 14% and increases the input PF to (0.99). At the same time, this
pattern of switching gives the exibility in controlling the output voltage and
current and gives the output wide range of tolerance. Furthermore, the new PFC
circuit has been tested successfully for dierent loads and output power (up to 45
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kW) and the circuit was applicable in high eciency in all the cases (more than
95%) even with high power ratings.
3.2.1.3 The Value of Inductors in Dierent PFC Topologies
Achieving the minimum amount of magnetics and decreasing the size and volume
of the inductors in PFC circuits design have the priority for the engineers with
the increasing of consumer's trend to use a minimum size device.
The authors in [142], have made a comparison among dierent boost converters
in many points of assessment. One of the presented points was the number and
value of the lter inductors used in every design. Clearly, it can be concluded
that (VDBC3SSC) uses the smallest size inductor (among CCM boost converters)
when uses one reduced size inductor (1 x L/16). This reduction of the inductor's
value it will eectively contribute in reducing the size, weight and the cost of the
converter. However, this topology requires additional autotransformer, four active
switches and four diodes operating at a high frequency which increase the size,
weight and the cost of the converter.
The newly proposed PFC circuit uses the smaller value of inductance when it uses
one small size inductor (1 x L/54) which is (10 µH) at the same power ratings. At
the same time, the new design uses just two active switches and one diode oper-
ating at high frequency without using additional autotransformer. The inductor's
value used in the literature in [155] for a (3 kW) output power and high-frequency
switching (100 kHz) for an interleaved boost converter was (L/2 = 270 µH). The
value of inductor (L) in the conventional boost converter (CBC) is (540 µH), and
the value of (L) in (VDBC3SSC) is (34 µH) for the same power ratings.
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3.2.1.4 Elimination of The Third Order Harmonic
The third order harmonic current is the most signicant component in single-
phase systems; therefore, it has the major bad eects on the electrical equipment.
For this reason, many methods have been designed and implemented in order
to eliminate the 3rd order harmonics from the input current by using dierent
application including PFC converters [156], [157]. On the other hand, the idea of
active lters has been used for re-injection 3rd order harmonic to the electrical grid
in order to reduce THD and get the unity power factor for PFC rectiers [158].
However, all the solution of 3rd order harmonic elimination depends on adding
new reactive elements to the circuit which increases the size, cost and complexity
of the design.
The newly proposed design depends on switching a MOSFET in a specic way
that leads to reducing the operation time of the main capacitor and preventing
it of charging and drawing high current from the source while the waveform at
the peak value in order to avoid the sinusoidal current turning into short time
pulses. This pattern of switching prevents the third order harmonic and shifts the
harmonic current into higher frequencies (5th and 7th) orders which apparently,
have less eect on the grid and improves the input PF without adding additional
or bulky elements to the circuit.
In a similar way, the authors in [159] used a new architecture of AC/DC rectier
with reduced size capacitor in order to get high input PF (0.94). The control
scheme which governs the action of the switches has divided the operation time of
the rectier into three regions depending on the reference DC level of the capacitor.
The capacitor just working on the two terminal of the waveform. However, the
design uses two active switches and two additional diodes with carefully designed
external control circuit, third order harmonic current still the most signicant
order among other orders and the unity input PF has not been achieved.
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3.3 Methodology
3.3.1 Using Two Switches APFC
3.3.1.1 Circuit's Description
The circuit schematic of the new PFC circuit is shown in gure 3.3. The input
(VS), is a single-phase AC source. (VS) connected to a full-wave bridge recti-
er with one freewheeling diode (FWD), two switches SW1 & SW2 represent PE
devices (MOSFETs) which can work in dierent modes and dierent switching
frequencies, (L) inductor, (C1) main capacitor and small valued capacitor C2.
These elements are all connected in parallel with a resistive load.
Figure 3.3: New proposed PFC circuit
3.3.1.2 Operation Topology
The newly designed circuit can change the value of the input power factor (PF),
the value of THDI of the source current waveform and the value of the output
ripple load voltage by using two MOSFETs SW1 & SW2 and series LC-circuit
connected in parallel with the load and with the input power supply.
The proposed circuit has been designed depending on the principle of dividing the
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working time of the main capacitor (C1) via switching MOSFET-1 in 50 Hz, but
chopped its current into three regions: ON, OFF, ON and maintaining the duty
cycle of SW1 to works in a xed time periods.
Accordingly, SW1 prevents (C1) from working in the (OFF) time (which is the
peak value of the waveform), that will result in decreasing the eect of C1 on
the input current, eliminates the third order harmonic component and in result,
it improves the input PF. At the same time, SW1 will shift all the harmonics
components to the high-frequency region which reduces the probability of using a
bulky low-frequency lter as the frequency inversely proportions with the square
of LC; therefore, the design would require less number of components and smaller
values. Consequently, reduces the size, weight and the cost of the newly designed
circuit.
SW2, reduces the eect of the inductor current's spikes and reduces the charging
time of main capacitor current (IC1) which decreases the losses and improves the
eciency, at the same time helps to improve the output waveform and reduce the
ripple DC voltage.
(C2), is an optional small value capacitor (not compulsory). The duty of (C2) is
to suppress the high-frequency spikes at the output load waveform.
The freewheeling diode (FWD) oers a unidirectional way for inductor current
(IL); therefore, (IL) will remain on a positive value. Accordingly, (FWD) prevent
the negative part of (IL) and helps (C1) to act as a snubber circuit in order to
discharge in (C1) and prevent inductor voltage (VL) of increasing more than rated
value of the source voltage. This is equal to the negative value of voltage of the
active switch MOSFET-2 (Vsw2) when SW2 is OFF, and protects the circuit in
general and specially the MOSFET switches from being burned in a result of the
high voltage spikes.
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3.3.1.3 Control Topology
The control circuit of chopping process of the current of MOSFET-1 which controls
the working period of (C1) has been designed simply (without needing external
complex control circuit), by using two parallel sources work in dierent periods
(these periods are exible and easy to change desirably) as explained below in the
piecewise equations. On time periods (Ton) of SW1 are specied as 3ms at the
beginning of the cycle and 3m at the end of the cycle when switching frequency is
fsw2 = 200 kHz and t2 = 5µs. The duty cycle is 60% in total for SW1. The duty
cycle of SW2 has been specied as 40%.
SW1 =



ON 0 < t < 3 ms
OFF 3 ms ≤ t < 7 ms
ON 7 ms ≤ t < 10 ms
SW2 =



ON 0 ≤ t < 2 µ sec
OFF 2 µ sec ≤ t < 5 µ sec
3.3.1.4 The Design Principle
The use of a single capacitor in parallel with the source without any additional
component in series with the main capacitor ideally is impractical because the
inrush current of the main capacitor (IC1) when (t = 0) is (∞), as IC1 = C dVcdt ,
and Vc1 = 0 when switch closes then a short circuit will be applied on the terminals
of the source and may burn the diodes and switch. However, practically ESR value
of (C) and internal conductance of diodes will prevent this, but with big values of
enormous values of capacitors that could be happened.
In order to avoid that, an additional element has to connect in series with the
capacitor (C1). Therefore, using of an inductor in series with the main capacitor
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is the best choice as it is reservoir component and don't consume additional power
(e.g. resistor).
One of the requirements of the capacitor voltage (VC1) used in PFC circuits is
to be least ripple and high smoothness as it represents the minimum value of the
output DC waveform. Therefore, dVc1
dt
, must be on a minimum value (ideally zero).
In this design, ∆Vc1 has been chosen as (0.04), (for design specication).
In order to calculate a suitable value for (C1), let suppose a (5 kW) output load
and R = 10 Ω, then ILoad = 22.36 A r.m.s, because (P = I2 . R). The capacitor
should be charged with the same ILoad current in order to be able to feed the load
suciently. When ILmax = Icmax = 22.36 A, duty cycle (D2) = 40% ,
and fsw2 = 200 kHz, then: C =
Ic.duty cycle
∆Vc1.fsw2
= 1 mF.
On the other hand, in the worst case, when Vc1 is zero, then the output waveform
is as same as the output of full wave bridge rectier, and VS = VL. According
to the design requirements, for duty cycle (D2) = 40%, the switch-1 turns o at
30% of the rst half cycle which is corresponding with 54◦ of the waveform, then
in the worst case VS = VL = 178 rms volt. In order to calculate the value of (L)
this equation 3.1 can be used:
∵ VL = L
diL
dt
→ ∴ L = VL.duty cycle
IL.fsw2
= 15.9 µH (3.1)
Accordingly, for an accurate design, the value of the main inductor (L1) can be
chosen around 10 µH to 20 µH.
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3.3.1.5 Operation Stages
1. First mode: For the time period 0 ≤ t < t1, when VC1 >Vs. SW1-ON and
SW2-ON/OFF, while (t1) is the moment when VS is equal or bigger than
VC1. The circuit shown in gure 3.4, illustrates the active path of the current
at this mode:
(a) 1st & 9th mode (b) 2nd & 6th mode
(c) 3rd & 7th mode (d) 4th, 5th & 8th mode
Figure 3.4: Circuit diagram in dierent time modes
(C1), (L1) & (C2) are discharging while the R-load is fed by (C1).
IL1 = IC1 = C1
dV1
dt
because (L1) and (C1) are in series.
IL1 + IC2 = IR
∴ IL1 = VoutR − C2 dVC2dt
VC2 = VR = Vout = VC1 + VL1
∵ VL1 = L1 diL1dt ,; therefore, the value of VL1 is approximately zero because
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the value of (L1) is very small (few micro henres).
∴ VC2 ≈ VC1
2. Second mode: For the time period t1 ≤ t < t2, when Vs >VC1, SW1 is ON
and SW2 is ON. (t2) is the moment when SW1 turns o. The circuit shown
in gure 3.4a, illustrates the active path at this mode.
In this mode, (C1), (C2) and (L1) are charging in high frequency switch
pulses of SW2; therefore, short time current spikes appear on the input
current waveform because the inductor current is charging in presence of
switching. The load is fed by the source.
Vs = VC1 + VL1 = VC2 = VR = Vout
∴ Vs = VC2 = VC1 + L1 diLdt
Is = IL1 + IR + IC2
IL1 = Is − C2 dVC2dt − VoutR
3. Third mode: For the time period t1 ≤ t < t2, when Vs >VC1, SW1 is ON
and SW2 is OFF until (td) msec. (td) is the moment when (IL1) discharges
to zero ampere. The circuit is shown in gure 3.4b.
At this mode, (L1) discharges its current to (C1) until being zero (at the
td moment), while the inductor voltage (VL1) is equal to VC1 and remains
charged.
∵ VL1 = VC1 & IL1 = IC1 = C1 dVC1dt ∴ XL = XC
2πfL1 =
1
2πfC
∴ fr = 12π√LC = 1.59kHz
(fr) is the resonance frequency.
At this mode, the load is fed by the source.
VL1 = L1
diL1
dt
= VC1
Vs = VC2 = VR = Vout
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∵ VC2 = VC1 − VL1 + VD6
∴ VC2 = VD6
∵ Is = IC2 + IR
∴ Is = C2 dVC2dt +
Vout
R
and IL1 = IC1 = C1 dVC1dt
4. Fourth mode: For the time period t1 ≤ t < t2, when (Vs) >VC1, SW1 is ON
and SW2 is OFF, from (td) until the next ON-pulse for SW2. The bold line
of the circuit shown in gure 3.4c, claries the current's path.
At this mode, the inductor current (IL1) supposed to remain zero ampere.
However, the internal capacitance of the diodes combines with stray induc-
tance which form resonant circuit called parasitic resonant (wp). Due to this
parasitic resonance, a sinusoidal current can ow into the inductor (L1) in
a very high frequency (about 1.54 MHz) called self resonant (or parasitic)
frequency (fp). At the same time, VL1 follows IL1 waveform and oscillate
around zero. as shown in gure 3.5:
Figure 3.5: IL1 & IS in (2nd, 3rd & 4th) modes
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VC2 = VC1 + VL1 + VD6
VC1 remains charged and considered as a constant value due to the value of
IC1 is approximately zero, then the value of dVC1dt would be very small.
IL1 = I0. cos(wrt)
wp = 2πfp ≈ 9.5 M rad/sec.
(I0) is approximately 0.5 Amp. For the ideal conditions, the internal ca-
pacitance of diodes is zero; therefore, the parasitic resonance and I0 can be
considered as zero ampere.
The 2nd, 3rd and 4th modes are repeating themselves every ON/OFF
pulse with frequency switching of SW2. gure 3.6, shows the zoom of
VC1, VC2, VL1&VD6 waveforms in the 2nd, 3rd and 4th modes.
Figure 3.6: The zoom of VC1, VC2, VL1&VD6 with SW2 pulses
The gure 3.7, shows the full picture of (VC1), (VC2), (VL1)&(VD6) waveforms.
VC1 is in red color, VC2 is in brown color, VL1 is in green color, and VD6 is
in blue color.
5. Fifth mode: For the time period t2 ≤ t < t3, when SW1 is ON and SW2 is
ON/OFF. (t3) is the moment when SW1 turns OFF. The circuit shown in
gure 3.4d, illustrates the active path of current at this mode. Even when
SW2 is ON, FWD is revers biased.
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Figure 3.7: VC1, VC2, VL1&VD6 waveforms
Due to VS >VC1; therefore, (C1) and (L1) are considered as disconnected
(open circuit), because they are reverse biased when SW1 is OFF and then
(D6) and FWD diodes are OFF.
Therefore, (C1) and (L1) are neither charging nor discharging, then IL1 =
IC1 = Zero, VL1 = Zero but VC1 is a constant value.
Vs = VC2 = VR = Vout
Is = IC2 + IR
∴ Is = C2 dVC2dt +
Vout
R
∴ Is = C2 dVC2dt +
Vout
R
Just (C2) is charging in this case and the load is fed by the source. Therefore,
the input current waveform will be a quit sinusoidal.
6. Sixth mode: For the time period t3 ≤ t < t4, when (Vs) >(VC1), SW1 is
ON and SW2 is ON. (t4) is the moment when VC1 is greater than VS. The
circuit is shown in gure 3.4b.
At this mode, (C1), (C2) and (L1) are charging and the load is fed by the
source. All the derived equations in the 2nd mode are valid for this mode.
7. Seventh mode: For the time period t3 ≤ t < t4, when (VS) >(VC1), SW1 is
OFF and SW2 is ON until (td). The circuit is shown in gure 3.4c.
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At this mode, (C1) and (C2) are charging while (VL1) is equal to (VC1) until
(L1) fully discharges its current into zero ampere at the time of (td).
All the derived equations in the 3rd mode are valid for this mode.
8. Eighth mode: For the time period t3 ≤ t < t4, when Vs >VC1, SW2 is OFF,
for period (td) until the next ON-pulse for SW2. The circuit is shown in
gure 3.4d.
At this mode, the inductor current (IL1) supposed to remain zero amp.
However, the internal capacitance of the diodes combines with stray induc-
tance can form a resonant circuit called (parasitic resonant). Due to this
parasitic resonance, a sinusoidal current can ow into the inductor (L) in
a very high frequency (about 1.54 MHz) called self resonant frequency ( or
parasitic frequency (fp) ).
VC1 remains charged and considered as a constant value due to the value of
IC1 is approximately zero, then the value of dVC1dt would be very small.
IL1 = I0. cos(wp.t)
wp = 2πfp ≈ 9.5 M rad/sec.
(I0) is equal to approximately (0.5) Amp. For ideal conditions, the internal
capacitance of diodes is zero; therefore, the parasitic resonance and (I0) can
considered as zero amp. The 6th, 7th and 8th modes are repeating itself
every ON/OFF switching of SW2.
9. Ninth mode: For the time period t4 ≤ t < 10 msec., when VC1 >Vs. SW2-
ON/OFF and SW1 is ON, the circuit is shown in gure 3.4a:
(C1), (L1) & (C2) are discharging while the R-load is fed by the main capac-
itor (C1).
∴ IL1 = VoutR − C2 dVC2dt
VC2 = VR = Vout = VC1 + VL1
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3.3.1.6 System Parameters
The proposed circuit has been simulated in LT-spice program and the parameters
have been specied as the following table 3.1:
Table 3.1: System Parameters
Inductor (L) = 10 µH RInternal Ser. = 2.236 m Ω RInternal Par. = 1413 Ω
Capacitor (C) = 1 mF ESR = 0.035 Ω ESL = 0 Ω
MOSFET IPP070N8N3, N-channel Vds = 80 V, Rds = 7m Ω
Freewheeling diode Schottky, (UPSC600) VBreakdown = 600 V
Parallel diode Schottky, (MBR745) VBreakdown = 45 V
Load Resistive 10 Ω
The specic details and current ratings of the MOSFET has been claried in the
appendix (E).
Continuous drain current of Mosfet (ID) = 80 Amp.
Pulsed drain current of Mosfet (ID,pulse) = 320 Amp.
3.3.1.7 Simulation Results & Assessment
The proposed design is shown as an electrical circuit with VS = 311 Vpeak = 220
Vrms, L = 10 µH, C1 = 1 mF, C2 = (1 µF) and has been designed and investigated
using Lt-spice simulink program.
Duty cycle of SW1 = 60% in two time intervals. The rst period is (0 ≤ t < t2)
= 30% of full period, and the second period is (t3 ≤ t < 10ms.) = 30% of full
period. Duty cycle of SW2 = 40% with switching frequency fsw2 = 200 kHz.
1. R-load, The main inductor (L), the duty cycle of SW1 (D1), the switching
frequency of SW2 and (D2) which is the duty cycle of SW2, are the ve main
parameters in this circuit which could be changed in dierent values in order
to examine the validity of the proposed circuit and nd out the optimum
design and values of the parameters in order to get minimum input THDI ,
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maximum unity input PF and low output ripple voltage, cost eective, non-
bulky, small size converter.
2. The table 3.2, shows the relationship between dierent load values compar-
ing it with fundamental input current I1, THDI , input PF, Pin, Pout, η and
main capacitor voltage (VC1), when L = 10 µH and the duty cycle (D2) of
SW2 is 40% and Vout is 309 Vpeak.
Table 3.2: Comparison of load with THDI , PF, η and Vout
Load(Ω) I-1(A) THD(%) PF Pin(W) Pout(W) η(%) VC1(V)
1 211.6 6.8 0.998 46574 44368 95.3 91
10 22.6 14 0.99 4982 4908 98.5 107
20 11.62 21 0.98 2556.5 2514.8 98.3 124
50 4.9 33.2 0.95 1078 1047 97.1 148
100 2.61 43.8 0.916 574.2 543 94.6 165
200 1.55 61.6 0.85 339.4 282.6 83.3 181.8
500 0.74 84 0.76 161.7 119 73.6 200
1000 0.5 110.7 0.67 110 61.5 56 210
Power factor has been calculated by using equation 3.2, mentioned in [160]:
PowerFactor =
1√
1 + (THDI)2
(3.2)
the values of I1 & Ih are essential to calculate the total source current of the
circuit for each case as shown in equations 3.3 & 3.4:
Ih = I1 × THDI (3.3)
It =
√
I21 + I
2
h (3.4)
The input power is almost 5 kW when R-load = 10 Ω and I1 = 22.6 A, and
the output power is more than 4.9 kW, thus the eciency is more than 98%.
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Figure 3.8: Dierent load values with THDI and VC1
Figure 3.9: Dierent load values with (η) and PF
It can be concluded from table 3.2, gure 3.8 and gure 3.9 that, the values
of THDI and capacitor voltage (VC1) are approximately exponentially pro-
portional with the resistive load value and inversely with the input power
factor and eciency.
3. Table 3.3, shows the relationship between dierent inductor values com-
paring with THDI , input PF, Pin, Pout, η and main capacitor's voltage Vc1,
when R-load = 10 Ω and D2 = 40%.
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Table 3.3: Comparison of (L) with THDI , PF, η and Vout
L(uH) I-1(A) THD(%) PF Pin(W) Pout(W) η(%) VC1(V)
0.1 28.5 66.2 0.83 6241 5676 91 231
1 25 40.7 0.926 5498.7 5300.5 96.4 173
10 22.6 14 0.99 4982 4908 98.5 107
20 22.46 12.2 0.992 4938 4871 98.6 95
50 22.4 9.5 0.995 4925.4 4856.3 98.6 95
100 22.3 8.9 0.996 4906 4838 98.6 92.6
200 22.3 8.7 0.996 4905 4843 98.73 89
500 22.2 8.5 0.996 4882 4831 98.95 83.3
1000 22.1 7.5 0.997 4861 4811 98.97 78.8
Figure 3.10: Dierent (L) values with THDI and VC1
Figure 3.11: Dierent (L) values with (η) and PF
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It can be concluded, from table 3.3, gure 3.10 and gure 3.11, that the
value of inductor (L) is approximately exponentially proportional with the
input PF and eciency values and inversely proportional with the values of
THDI and VC1. A value of (L) more than 50 µH, can cause a high VL due to
high fsw2 which causes high diLdt at the same time, the output voltage ripple
will increase with the increasing of (L).
4. Table 3.4, shows the relationship between dierent duty cycles of SW2 com-
paring with THDI , input PF, Pin, Pout, η and the main capacitor voltage
(VC1), when R-load = 10 Ω.
Table 3.4: Comparison of (D2) with THDI , PF, η and Vout
D2(%) I-1(A) THD(%) PF Pin(W) Pout(W) η(%) VC1(V)
10 21.9 3.8 0.999 4816.7 4773.5 99.1 52
20 22.1 7.2 0.997 4860 4811 99 75.3
30 22.4 10.9 0.994 4927.5 4859 98.6 92.7
40 22.6 14 0.99 4982 4908 98.5 107
50 23 18.6 0.983 5059.3 4975 98.3 121
60 23.7 28.2 0.963 5217 5090 97.6 146
70 24.6 37.7 0.936 5413.7 5231.5 96.6 171
80 26 53.6 0.88 5711 5394.6 94.5 197
90 28.4 67.7 0.83 6262.5 5600.7 89.4 222
Figure 3.12: Values of duty cycle for SW2 vs. THDI & VC1
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Figure 3.13: Values of duty cycle for SW2 vs. (η) and PF
It can be concluded from table 3.4, gure 3.12 and gure 3.13 that, the
values of THDI and output voltage VC1 are approximately exponentially
proportional with the value of (D2) and inversely with the input power
factor and eciency. It's better to keep the value of (D2) less than 50% in
order to get a unity PF at the input side when (L) is 10 µH and the output
power is almost 5 kW.
5. Table 3.5, shows the relationship between dierent duty cycles of SW1 with
equal o periods (D1
2
at the beginning = D1
2
at the end of each period) from
zero to (t2) and from (t3) to (T2 ). These values have been compared with
THDI , input PF, Pin, Pout, η and VC1, for each case when R-load = 10 Ω
and L = 10 µH.
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Table 3.5: Comparison of (D1) with THDI , PF, η and Vout
D1(%) I-1(A) THD(%) PF Pin(W) Pout(W) η(%) VC1(V)
10 21.6 0 1 4799.3 4756 99.1 18.4
20 21.8 2.7 0.999 4793 4762 99.3 37.3
30 21.9 5.6 0.998 4816 4779 99.2 57.3
40 22.1 8.4 0.996 4859.6 4808 98.96 73.6
50 22.3 10.9 0.994 4905.4 4854.8 98.96 93.4
60 22.6 14 0.99 4982 4908 98.5 107
70 23 17 0.986 5060.7 4980.7 98.4 121.3
80 23.4 19.2 0.982 5147.7 5059 98.28 134.7
90 23.8 21.3 0.98 5246 5145 98.1 147.7
100 24.3 23 0.97 5321 5226 98.2 160
Figure 3.14: Values of duty cycle for SW1 vs. THDI and Vout
Figure 3.15: Values of duty cycle for SW1 vs. (η) and PF
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Its good to keep the value of (D1) less than 70% in order to get a unity PF
at the input side when (D2) is 40%, and 4.9 kW output load power.
It can be concluded from table 3.5, gure 3.14 and gure 3.15 that, the
values of THDI and VC1 are approximately exponentially proportional with
the value of (D1) and inversely with the input PF and eciency.
The value of (t1− t2) is increases proportionally with the increasing of duty
cycle of SW1 and the value of THDI and inversely with the PF values.
6. Table 3.6 shows the relationship between dierent SW2 frequencies compar-
ing it with fundamental input current I1, THDI , input PF, Pin, Pout, η and
output voltages (VC1), when RL = 10Ω, L = 10 µH and the duty cycle (D2)
of SW2 is 40% and Vmax. is almost 309 Vpeak.
Table 3.6: Comparison of (fSW2) with THDI , PF, η and Vout
f-sw2(kHz) I-1(A) THD(%) PF Pin(W) Pout(W) η(%) VC1(V)
5 27.12 62.5 0.85 5980.5 5587 93.4 209.6
10 26 51.4 0.89 5724 5449.7 95.2 191.5
50 23.6 27.2 0.96 5165.4 5118 99 144
100 23.1 20 0.98 5079 4997.6 98.4 124.4
150 22.82 16.5 0.986 5017 4945 98.56 115
200 22.66 14 0.99 4982 4908 98.5 107
250 22.53 13 0.991 4955 4888.7 98.66 102
300 22.53 12.8 0.992 4957 4885.5 98.55 101.3
350 22.52 12.7 0.992 4954 4880.5 98.5 101
400 22.48 12.3 0.992 4943 4875.7 98.6 100.3
500 22.47 12 0.993 4944 4878.7 98.68 99.2
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Figure 3.16: Dierent load values with THDI and Vmin.
Figure 3.17: Dierent load values with (η) and PF
It can be concluded, from table 3.6 gure 3.16, and gure 3.17, that the
input PF and eciency are approximately exponentially proportional with
the switching frequency of SW2 and inversely with the values of THDI and
capacitor voltage (VC1). In addition, table 3.6 shows that, the optimum
value of fSW2 might be more than 50 kHz, in order to get a unity PF at the
input side when (L) is 10 µH and approximately 5 kW output power, as the
harmonics increase with low switching frequency.
From the aforementioned tables (3.2, 3.3, 3.4, 3.5 & 3.6), it's easy to nd
out the optimum values of the proposed circuit (including fsw2, D1, D2 & L)
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when R-load = 10Ω which can achieve (0.99) power factor and minimum
magnetics value.
7. Figure 3.18 below shows the input source current waveform (IS) with the
dierent time modes for each cycle:
Figure 3.18: The input source current
The FFT spectrum of the source current has been shown in gure 3.19. The
total current harmonic distortion (THDI) is 14%, then the input power
factor is almost unity (0.99).The third order harmonic has been eliminated,
the 5th and 7th orders are the most predominant orders due to the switching
pattern which turns OFF the main capacitor (C1) from 3 ms. to 7 ms. and
the load was fed by the source.
Figure 3.19: FFT Spectrum of the input current
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The spikes shown on the waveform of (IS) reaches up to (2 Ipeak) and is one
of the limitations of this design. However, the eect is restricted because it
appears in 50% of each half cycle in two separate periods and not exist at
the peak value.
Generally, the eects of these spikes can be summarized as the followings:
(a) Produces high electromagnetic interference (EMI) value and aect other
devices, which may requires additional lter on the input side in order
to isolate or eliminate the high frequency orders.
(b) Could burn the active switches because of the stress on MOSFETs
(VS+VL), because (VL = Ldidt), especially with high switching frequency
which causes high switching losses in addition.
(c) Sudden changes in MOSFET's current or capacitor's current (Ic) causes
variable in the voltage between drain and source (VDS) which may
causes an oscillation in the circuit and aect other devices.
8. For time intervals t1 ≤ t < t2 and t3 ≤ t < t4 (which represent the 2nd and
6th modes), the equation of the inductor's voltage is: VL = LdiLdt =
L.diL.fsw2
D
(D2) is the duty cycle of SW2 and because of the switching frequency of
SW2 (fsw2) is (200 kHz); therefore, VL would be a very large value at this
moment. Consequently, VL may be reason of huge spikes on SW1's terminals
and may burn the switch. However, the value of VL can kept small and less
than the rated voltage because (L) value is very small (10 µH) and thats will
decrease inductor voltage tremendously.
9. For whatever reason, if the designer needs to use a high value of (L) then
the value of VL would be high again with the presence of high frequency
switching of SW2 because of the high change in didt .
For this situation, a snubber circuit could be proposed as a solution to
suppress the high frequency spikes and to protect the MOSFET switch.
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However in this circuit, the main capacitor (C1) would act as a snubber
circuit because of the existence of the freewheeling diode (FWD), which
make VC1 charge in the negative value of VL and prevent high voltage on th
SW1 when its in open status.
10. The waveform of the main capacitor's voltage (VC1) looks concave when its
charging when t1 < t ≤ t2 while it looks convex shape when t3 < t ≤ t4.
The interpretation for this phenomenon is as follows:
∵ IC1 = C1 dVC1dt ⇒ ∴ VC1 = 1C1
∫
IC1(t)dt
The original waveform of IC1(t) is a sine wave:
IC1(t) = IC1 sin(wt)
VC1 =
1
C1
∫
IC1(t)dt
For: t1 < t ≤ t2
VC1 =
1
C1
∫ 180t2
0.01
180t1
0.01
IC1(t)dt
VC1 =
IC1
C1
∫ 180t2
0.01
180t1
0.01
sin(wt)dwt
VC1 =
IC1
C1
[
− cos(wt)
]∣∣∣
180t2
0.01
180t1
0.01
The waveform is a concave shape at this time period.
For: t3 < t ≤ t4
VC1 =
1
C1
∫ 180t4
0.01
180t3
0.01
IC1(t)dt
VC1 =
IC1
C1
∫ 180t4
0.01
180t3
0.01
sin(wt)dwt
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VC1 =
IC1
C1
[
− cos(wt)
]∣∣∣
180t4
0.01
180t3
0.01
The waveform is in a convex shape at this period.
Obviously, the integral of dierent phase angles results in a dierent part
of the (-cos) waveform shape and that's explain the reason of being VC1 in
dierent wave shapes in these two periods in spite of they both represent
the charge period for C1.
The same interpretation is valid for the shape of VL waveform because C1
and L in series so IC1 is equal to IL.
IC1(t) = IL(t) = IC1 sin(wt)
VL(t) = L.
diL
dt
= L.IC1 cos(wt)
The output load voltage Vout is shown in gure 3.20.
Vout which is VC2 swings between Vmax. and Vmin..
Figure 3.20: Output Voltage VC2 and VC1 waveforms
Vx which is the higher value of the minimum output voltage is corresponds
with t4, while Vy which is the lower value of the minimum output voltage is
corresponds with t1. The length of the slope line (Vx−Vy) changes with the
value of D2 as seen in the simulation's result.
11. The inductor's current (IL) in 4th and 8th modes is in discontinuous con-
duction mode (because of the parasitic resonance) which could causes high
131
Chapter: 3 Section: 3.3
reverse inductor voltage (VL) because of the very high didt . However, as shown
in gure 3.21, the (VL) does not increases more than 140 VP−P in spite of
that the source voltage is 311VP−P , because of the small value of (L).
Figure 3.21: The waveform of VL
12. Figure 3.22, shows the inductor current (IL), which is at the same time, the
capacitor current (IC1) (because (L) is connected in series with C1) with the
pulses of SW1 when VS = 220 Vrms, R-load = 10 Ω. The power delivered to
the load is about 5 kW, THDI = 14% and input PF = 0.99.
Figure 3.22: IL with SW1 pulses
13. Other important aspect to be investigated in this circuit, is the size of the
inductor. The required value of the inductance for the same voltage and
power ratings in the three level boost converter is (L), while the size would
be doubled with the using of two inductors (2x2L) for the interleaved boost
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converter and the inductance would be doubled again (4L) for the conven-
tional boost converter [161].
The inductor's value used in the literature in [155] for 3 kW output power and
100 kHz switching frequency using interleaved boost converter was (270 µH),
while the value of inductor (L) in the newly proposed circuit is (10 µH) for
the same power which means 98% less than regular boost converter. This
reduction of the inductor's value will eectively contribute in reducing the
size, weight and the cost of the converter.
14. Usually, DC/DC converters are categorized as buck, boost and buck-boost
converters according to the output gain. That's happens because, inductor
current (IL) is related 100% to the supply voltage throughout the waveform.
However, this relation can limit the design margin of choosing the compo-
nents. The current (IC1) is independent in the half of the time period of
each cycle, this attribute can gives the designer a big tolerance to reduce
the value of (L) into few micro henres and avoid high VL values.
15. The main inductor L1, is acting as a choke or current limiter due to the high
negative value of VL1 as its in counter direction of capacitor voltage VC1.
L1 charges in the time period t1 ≤ t < t2 because Vs >VC1. On the other
hand, for the time periodt2 ≤ t < t3, IL1 is zero because L1 and C1 are
reverse biased (disconnected). While, for the time period t3 ≤ t < t4, L1
discharges as a positive current because Vs >VC1.
However, for time period t4 ≤ t < t1 of the next period, L1 discharges as a
negative current because VC1 >Vs and the R-load would be fed by IL1 which
is the same capacitor's current (IC1 = IL1).
It is required to separate all the operation modes into their time intervals,
in order to understand the full function of (IL1). Full time period (T) for
output waveform is 10 msec., because the frequency is 100 Hz for full wave
bridge rectier.
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IL1 =



IR − IC2 0 < t ≤ t1
t1 < t ≤ t2
Is − IC2 − IR S2-ON < t ≤ S2-OFF
IC1 S2-OFF < t ≤ td
I0. cos(wrt) td < t ≤ S2-ON
Zero t2 < t ≤ t3
t3 < t ≤ t4
Is − IC2 − IR S2-ON < t ≤ S2-OFF
IC1 S2-OFF < t ≤ td
I0. cos(wrt) td < t ≤ S2-ON
IR − IC2 t4 < t ≤ 10
The same process might be applied on VC1 and Vout which are the voltages
of C1 and C2 respectively, in order to fully understand the performance of
the circuit.
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VC1 =



VC2 − VL1 0 < t ≤ t1
t1 < t ≤ t2
VC2 − VL1 S2-ON < t ≤ S2-OFF
VC2 + VL1 − VD6 S2-OFF < t ≤ td
VC2 − VL1 − VD6 td < t ≤ S2-ON
Constant value t2 < t ≤ t3
t3 < t ≤ t4
VC2 − VL1 S2-ON < t ≤ S2-OFF
VC2 + VL1 − VD6 S2-OFF < t ≤ td
VC2 − VL1 − VD6 td < t ≤ S2-ON
VC2 − VL1 t4 < t ≤ 10
VC2 =



VC1 + VL1 0 < t ≤ t1
t1 < t ≤ t2
VC1 + VL1 S2-ON < t ≤ S2-OFF
VC1 − VL1 + VD6 S2-OFF < t ≤ td
VC1 + VL1 + VD6 td < t ≤ S2-ON
Vs t2 < t ≤ t3
t3 < t ≤ t4
VC1 + VL1 S2-ON < t ≤ S2-OFF
VC1 − VL1 + VD6 S2-OFF < t ≤ td
VC1 + VL1 + VD6 td < t ≤ S2-ON
VC1 + VL1 t4 < t ≤ 10
The piecewise equations above illustrate the relationship between inductor
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current (IL1), capacitor voltage (VC1) and output voltage (VC2) with the
dierent parameters of the circuit which can change the design of the circuit
according to the desired results.
3.3.1.8 Conclusion of Double Switches Method
According to the simulation's results, the newly proposed PFC circuit was able
to reduce the THDI to 14% with approximately unity power factor at the input
side. The topology of reducing the conduction time of the main capacitor C1 via
dividing the waveform into three regions ON-OFF-ON, can improve the power
factor and reduce the THDI at the input side.
In addition, preventing C1 from work in the middle of the time period for about
half of the time will eliminate the third order harmonic and shift the harmonics
current to the high-frequency region and that's will contribute in reducing the
size of magnetics due to the small value of the inductor 10 µH which produces a
small amount of losses. Accordingly, the small inductor will eectively reduce the
size and weight, so the rectier is not bulky any more, and reduce the cost of the
converter.
Furthermore, the snubber circuit is not compulsory for this design, because of
the presence of freewheeling diode. In addition, the design is considered as a
high ecient design due to minimum number and small values of components and
simple circuit design because its not require an external complex control circuit.
The performance of this circuit has exibility because the output ripple voltage
and the input power factor can be improved via controlling the values of duty
cycles of SW1&SW2, L1 and C1.
From graphical waveforms and tables analysis for dierent values of R-load, L1
and Duty cycle of SW2, it can be concluded that the increasing of inductor value
(L1) and R-load value is required in order to get a constant unity power factor,
small THDI and low output ripple voltage.
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The advantages of this design:
1. The main contribution of this project is the reduction of the inductor's value
of PFC circuit more than 98% in comparison with the conventional boost
converter.
2. A new method to eliminate third order harmonic current from the input
source side which decreases the value of THDI into 14% and improves the
input PF into 0.99 .
3. A good solution for medium and high power (0.5 - 5) kW. However, less
power ratings decreases the PF and eciency of the circuit.
4. The simplicity of the design, because it doesn't require an external control
circuit and don't need a snubber circuit.
5. The exibility of changing the output ripple voltage value (in wide range of
voltage).
6. The low losses and high power conversion eciency (minimum 95%).
7. The small size, light weight and low cost.
The limitations of this design:
1. High spikes on the waveform of (IS) reaches to (2 Ipeak). However, considered
as limited eect because it appears in 60% of the rst half in two separate
periods and not exist at the peak value.
2. Two active switches with 200 kHz has been used which increase the switching
losses and the initial cost.
3. The ripple of output waveform is high (34%), which results in poor regulated
voltage.
4. The capacitor value (1mF) considered as high value for low power ratings.
137
Chapter: 3 Section: 3.3
3.3.2 Using Single Switch APFC
This section presents a modied design of active power factor correction (APFC)
circuit inspired from the rst methodology. However, it reduces the number of ac-
tive switches into one and decreases the switching frequency into 20 kHz. The pro-
posed circuit provides almost a unity input power factor (PF) which contributes
signicantly to a reduction of the THDI as it eliminates the third harmonic com-
ponent eectively from the input current.
The most important attribute of this circuit is the small size and numbers of com-
ponents (one switch, small size (L & C) and a diode), which have been designed
to get a unity PF at the AC source side. Therefore, the new circuit is cheaper,
smaller size and lighter than other conventional PFC circuits.
In addition, the newly proposed circuit is a snubber-less and uses reasonably low
switching frequency which reduces switching losses and increases eciency. The
circuit has been designed and simulated using Lt-spice Simulink program.
3.3.2.1 Circuit's Description
The schematic circuit of the newly proposed PFC circuit is shown below in g-
ure 3.23.
Figure 3.23: Single Switch APFC Circuit
The voltage source (VS), is the input DC source (represents an AC single-phase
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connected to a full wave bridge rectier), connected in parallel with a LC resonant
branch and a MOSFET switch (SW) in parallel with the load. A control circuit
has been designed in order to control the switching process.
3.3.2.2 Operation Topology
The newly proposed circuit has the ability to control the working period of the
capacitor. Consequently, the value of the input power factor, THDI of the source
current waveform and the ripple value of the (Vout) can be controlled as well
through using one switching components.
The main idea of this design is depending on the distributing of the working time
periods of the capacitor into two intervals, at the beginning (0 - t1) and at the end
(t4 − π) via using control circuit. This smart switching pattern would eliminate
the third order harmonic component and improves the input PF as the 3rd order
is the most signicant component in single-phase systems.
This design uses a minimum number of components, and minimum values of L &
C as capacitor turned o in the middle of each cycle. This pattern may move the
harmonics orders to higher frequencies. Accordingly, decreases the size and the
cost of the newly proposed circuit.
This circuit is a snubber-less circuit because the freewheeling diode (FWD) presents
an alternative path for the discharge current of inductor (IL), so can the capacitor
keep charged. Consequently, (FWD) may avoid the negative part of IL and assists
the capacitor to act as a snubber circuit. Then (C) can prevent the inductor's
voltage (VL) to increase more than rated value of the source voltage. In this way,
(C) will protect the MOSFET switch from being burned to the eect of the high
voltage spikes which may happen without the FWD.
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3.3.2.3 Control Circuit
A simple designed control circuit as shown in gure 3.24, has been investigated in
order to derive the active MOSFET switch and control the switching frequency
and duty cycle.
Figure 3.24: Control circuit
V1 : is 10 volt AC source.
V2 : is 9 volt DC supply.
V3 : is 8 volt DC supply.
V4 : is 9 volt triangle wave generator, fsw = 20 kHz.
Briey, the circuit consists of a dual input comparator which compares two signals
(the rst signal is the output of full wave rectier and the second is a dc voltage
source). The output of the comparator, which is a square wave, would be combined
in a logic (and gate) circuit with a triangular wave of 20 kHz frequency. The output
of and gate will go directly to the gate of the MOSFET.
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3.3.2.4 Operation Stages
1. First mode: This mode describes the time period 0 ≤ t < t1, when VC >VS.
SW is ON/OFF, while t1 is the moment when VS is equal or bigger than
VC . (C & L) are discharging and feed the load.
IC = C
dVC
dt
= IL = ILoad =
Vout
R
because (L) & (C) and the load are series in this mode.
∴ VLoad = Vout = VC + VL
∵ VL = LdiLdt , then the value of VL is approximately zero because the value
of L1 is very small (few micro henres). ∴ Vout ≈ VC .
The circuit shown in gure 3.25a, illustrates the path of the current at this
mode:
2. Second mode: For the time period t1 ≤ t < t2, when VS >VC1, and (SW) is
ON. t2, is the moment when the pulses turn o. The circuit shown above in
gure 3.25b, the bold line illustrates the active path in this mode.
In this mode, the load, (C) & (L) are all connected to the source and charging
with frequency pulses (20 kHz), as a result, high values and short time
current spikes appear on the input current waveform because of the capacitor
current. VS = VLoad = Vout
VS = VC + VL = VC + L.
diL
dt
IS = IC + ILoad = C.
dVC
dt
+ ILoad
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(a) 1st & 9th mode (b) 2nd & 6th mode
(c) 3rd & 7th mode (d) 4th, 5th & 8th mode
Figure 3.25: Circuit diagram in dierent time modes
3. Third mode: For the time period t1 ≤ t < t2, when VS >VC1. This mode
covers the interval time from switching OFF moment until (td) ms. (td) is
the moment when IL or IC discharge to a small value swinging around zero
ampere on each pulse. The circuit is shown above in gure 3.25c.
At this mode, (L) discharges its current to (C) until being zero (at the
(td) moment), while the inductor voltage (VL) is equal to (VC) and remains
charged. This topology dose not require a snubber circuit as (VL) has been
prevented.
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∵ VL = VC & IL = IC = C dVCdt ∴ XL = XC
2πfL = 1
2πfC
∴ fr = 12π√LC = 1.59kHz
(fr) is the resonance frequency.
At this mode, the load is fed by the source.
VL = L
diL
dt
= VC
IS = ILoad =
Vout
R
4. Fourth mode: For the time period t1 ≤ t < t2, when VS >VC , SW is OFF
(from (td) until the next ON-pulse). The bold line in the circuit shown above
in gure 3.25d, claries the source current's path.
At this mode, the inductor current (IL) supposed to remain zero amp. How-
ever, the internal capacitance of the diodes combines with stray inductance
which form resonant circuit called parasitic resonant. Due to this parasitic
resonance, a sinusoidal current can ow into the inductor (L) in a very high
frequency (about 1.54 MHz) called self resonant (or parasitic) frequency
(fp). At the same time, VL follows IL waveform and oscillate around zero.
as shown in gure 3.26:
Figure 3.26: IL & IS in the 2nd, 3rd & 4th modes
(VC) remains charged and considered as a constant value due to the value of
(IC) which is approximately zero, then the value of dVCdt is very small value.
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IL = I0. cos(wp.t)
wp = 2πfp ≈ 9.5 M rad/sec.
(I0) is 0.5 Amp. For ideal conditions, the internal capacitance of diodes is
zero; therefore, the parasitic resonance and (I0) can considered as zero amp.
5. Fifth mode: For the time period t2 ≤ t < t3, when pulses are ON/OFF.
t3 is the moment when SW turns OFF. The circuit shown in gure 3.25d,
illustrates the active path of current at this mode:
Due to VS >VC ; therefore, (C) and (L) are considered as disconnected (open
circuit), because they are reverse biased when SW is OFF and and FWD is
reverse biased.
Therefore, C and L are neither charging nor discharging, then IL = IC =
Zero, VL = Zero but VC is a constant value.
6. Sixth mode: For the time period t3 ≤ t < t4, when VS >VC , SW is ON. t4 is
the moment when VC is greater than VS. The circuit is shown in gure 3.25b.
At this mode, (C) and (L) are charging and the load is fed by the source.
All the derived equations in the 2nd mode are valid for this mode.
7. Seventh mode: For the time period t3 ≤ t < t4, when VS >VC . The circuit
is shown in gure 3.25c.
At this mode, (C) is charging while VL is equal to VC until (L) discharges
its current until reaches small value (0.5) ampere at the time of (td) and
remains oscillating around zero.
All the derived equations in the 3rd mode are valid for this mode.
8. Eighth mode: For the time period t3 ≤ t < t4, when VS >VC1, SW is OFF,
for period (td) until the next ON-pulse for SW2. The circuit is shown in
gure 3.25d.
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(VC) remains charged and slightly charging but approximately constant due
to very small dVC
dt
.
VC1 remains charged and considered as a constant value due to the value of
IC1 is approximately zero, then the value of dVC1dt would be very small.
IL1 = I0. cos(wp.t)
wp = 2πfp ≈ 9.5 M rad/sec.
The modes (6,7,8) repeat themselves every ON/OFF pulse of the MOSFET
switching.
9. Ninth mode: For the time period t4 ≤ t < 10 ms., when VC >VS. SW-
ON/OFF, the circuit is shown above in gure 3.25a.
(L) & (C) are discharging while the R-load is fed by the main capacitor.
∴ IL = VoutR
VLoad = Vout = VC + VL
All the derived equations in the rst mode are valid for this mode.
3.3.2.5 System Parameters
The proposed circuit has been simulated in LT-spice program and the parameters
have been specied as the following table ( 3.7):
Table 3.7: System Parameters
Inductor (L) = 10 µH RInternal Ser. = 2.236 m Ω RInternal Par. = 1413 Ω
Capacitor (C) = 0.5 mF ESR = 0.035 Ω ESL = 0 Ω
MOSFET IPP070N8N3, N-channel Vds = 80 V, Rds = 7m Ω
Freewheeling diode Schottky, (UPSC600) VBreakdown = 600 V
Parallel diode Schottky, (MBR745) VBreakdown = 45 V
Load Resistive 20 Ω
145
Chapter: 3 Section: 3.3
3.3.2.6 Simulation Results & Assessment
An electrical circuit with VS = 311 Vpeak = 220 Vrms, L = 20 µH, C = 0.5 mF and
MOSFET switch works in fsw = 20 kHz controlled by a control circuit, has been
designed and investigated by using Lt-spice Simulink program.
1. R-load, inductor (L) and switching frequency of the MOSFET, are three
main parameters in this circuit which could be changed in dierent values
in order to nd out the optimum design and parameters values in order to
get low input THDI , unity input PF, high eciency, cheap, not bulky, small
size and light converter.
2. Table 3.8 shows the relationship between dierent load values comparing it
with fundamental input current Pin, Pout, η, THDI and input PF when L
= 20 µH and the switching frequency (fsw) is 20 kHz.
Table 3.8: Comparison of load with THDI , PF, η and Vout
Load(Ω) I-1(A) THD-I PF Pin(W) Pout(W) η(%) VC1(V)
1 210.6 5 0.999 46354.5 44260 95.48 67.6
10 22.35 11.6 0.994 4920.27 4851.5 98.6 96
20 11.4 17 0.986 2506.1 2473 98.68 111
50 4.72 28.4 0.96 1038 1021 98.36 134
100 2.47 37 0.938 543.48 525 96.6 150
200 1.33 52.4 0.886 292.68 269.6 92.1 166
500 0.64 83.2 0.77 141 110.75 78.55 185
1000 0.41 111.7 0.667 90.2 56.1 62.2 195
Power factor has been calculated by using equation in [160], P.F = 1√
1+(THDI)2
It =
√
I21 + I
2
h
The total input power, has been calculated via below equation:
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Pin = Vt × It × PF
The maximum eciency is 98.68% when input power is 2.5 kW when R-load
= 20 Ω and (L) is 20 µH.
Figure 3.27: Dierent load values with THDI and Vc
Figure 3.28: Dierent load values with PF and η
It can be concluded, from table 3.8, gure 3.27 and gure 3.28 that the
values of THDI and capacitor voltage (VC1) are approximately exponentially
proportional with the resistive load value and inversely with the input power
factor and eciency.
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3. Table 3.9 shows the relationship between dierent inductor values comparing
with with Pin, Pout, η and input PF, when R-load = 20 Ω and fsw = 20 kHz.
Table 3.9: Comparison of (L) values with THDI , PF, η and Vout
L(uH) I-1(A) THD-I PF Pin(W) Pout(W) η(%) VC1(V)
1 12.98 55 0.876 2854.9 2679.4 93.86 173
10 11.63 24 0.972 2557.5 2510 98.1 107
20 11.4 17 0.986 2508.3 2473 98.6 95
50 11.17 10.5 0.994 2456 2434 99.1 95
100 11.07 7.2 0.997 2434.38 2415.5 99.2 92.6
200 11 4.9 0.999 2420.48 2403.7 99.3 89
500 10.97 3.5 0.999 2412 2395 99.3 83.3
1000 10.95 2.5 0.999 2407.3 2391.8 99.36 78.8
Figure 3.29: Dierent (L) values with THDI and Vc
Figure 3.30: Dierent (L) values with PF and η
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It can be concluded, from table 3.9, gure 3.29 and gure 3.30, that the
value of inductor (L) is approximately exponentially proportional with the
input PF and eciency values and inversely proportional with the values of
THDI and VC1.
4. Table 3.10 shows the relationship between dierent switching frequencies of
MOSFET comparing with Pin, Pout, η and input PF when R-load = 20 Ω
and (L) is 20 µH.
Table 3.10: Comparison of (fsw) values with THDI , PF, η and Vout
fsw(kHz) I-1(A) THD-I PF Pin(W) Pout(W) η(%) VC1(V)
5 12 33 0.95 2641 2574.8 97.5 150
10 11.64 23.8 0.973 2561 2515 98.2 131
20 11.4 17 0.986 2506 2473 98.6 111
50 11.17 10.6 0.994 2456.3 2434.2 99.1 90
100 11.08 7.6 0.997 2437.3 2415.8 99.1 76
200 11 5.6 0.998 2418.9 2405 99.4 64
500 10.98 3.9 0.999 2415 2397.2 99.2 51
1000 10.98 3.7 0.999 2414.8 2396.2 99.2 49
It can be concluded from table 3.10, gure 3.31 and gure 3.32 that, the
values of η and PF are approximately exponentially proportional with the
value of fsw and inversely proportional with the values of THDI and VC1.
Figure 3.31: Dierent fsw values with THDI and Vc
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Figure 3.32: Dierent fsw values with PF and η
It can be concluded that, fsw can be kept around (10 - 20) kHz in order to
get approximately unity PF (0.98) at the input AC side when (L) is 20 µH
for 2.5 kW output power.
5. The input source current waveform (IS) is shown below in gure 3.33 with
nine time modes:
Figure 3.33: The input source current
Figure 3.34, shows the FFT spectrum of the input source current. The total
current harmonic distortion (THDI) is 17%, then the input power factor is
almost unity (0.986).
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Figure 3.34: FFT Spectrum of the input current
As it is shown in gure 3.34, the third order harmonic does not exist at the
input current waveform, and the only harmonic orders shown are the 5th
and 7th order harmonics. This is because (C) was OFF at the middle of the
waveform (t2 − t3) and the load was fed by the source.
6. In the case of the absence of freewheeling diode in the time intervals t1 ≤ t <
t2 and t3 ≤ t < t4 (which represent the 2nd and 6th modes), the equation
of inductor's voltage is:
VL = L
diL
dt
= L.diL.fsw
D
(D), is the duty cycle of (SW) and because of the switching frequency (fsw)
is (20 kHz); therefore, VL would be a very large value at this moment.
Consequently, VL may be a reason for huge spikes on MOSFET's terminals
and may burn the switch.
7. Generally, in this situation, a snubber circuit would be proposed as a solution
to suppress the high-frequency spikes and to protect the MOSFET switch.
However, in this circuit, the main capacitor (C) would act as a snubber
circuit because of the existence of the freewheeling diode (FWD), which
makes VC charges on the negative value of VL and prevent the high voltage
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to be applied on the terminals of the MOSFET when its in open status.
8. The required value of the inductance for the same voltage and power ratings
in a 3-level boost converter is (L). However, the size would be double with
the using of two inductors (2x2L) for the interleaved boost converter, on the
other hand, the inductance would be doubled again (4L) for the conventional
boost converter [161].
The inductor's value used in the literature in [155] for a (3 kW) output power
using interleaved boost converter was (270 µH), while the value of inductor
(L) in the newly proposed circuit is (20 µH) for the same power ratings. This
reduction of the inductor's value will eectively contribute in reducing the
size, weight and the cost of the converter.
9. One of the signicant features of this design is that the inductor's current
is not fully related to the value of source voltage as usually happens in
PFC circuits, except in the 2nd and 6th mode which covers almost 50%
of the waveform according to the design specication. This advantage can
be utilized in order to reduce the value of (L) into few micro henrys and
avoid high VL values. Consequently, can reduce the size, weight and the
cost eectively.
10. The inductor works like a proper choke or current limiter due to the high
negative value of inductor voltage (VL) as its in counter direction of capacitor
voltage (VC).
The inductor (L) has been charged in the time period t1 ≤ t < t2 because
VS >VC . On the other hand, for the time periodt2 ≤ t < t3, IL is zero
because L and C are reverse biased. While, for the time period t3 ≤ t < t4,
(L) discharges as a positive current because VS >VC .
However, for time period t4 ≤ t < t1 of the next period, L discharges as a
negative current because VC >VS and the R-load would be fed by IL which
is the same capacitor's current (IC = IL).
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3.3.2.7 Conclusion of Single Switch Method
According to the simulation's results, the newly proposed PFC circuit was able
to reduce the THDI to 17% with a unity power factor (0.986) at the input side
and increases the eciency to 98.68%.
The topology of reducing the conduction time of the main capacitor via dividing
the waveform into three regions ON-OFF-ON, can improve the eciency, the
input PF and reduce the THDI on the input side.
In addition, preventing the capacitor (C) from working in the middle of the period
for about a half of the time, will cause in third order harmonic elimination. Also,
will shift the harmonics current to the high-frequency region which may contribute
to reducing the size of magnetics due to the small value of the inductor 20 µH,
and produces few losses. Accordingly, the small inductor will eectively reduce
the size and weight as used just one MOSFET, so the rectier is not bulky any
more, and that reduces the cost of the converter.
Another advantage of this circuit is that the snubber circuit is not compulsory
because of the presence of freewheeling diode. In addition, the design is considered
as a high ecient design due to minimum number and small values of components
and simple circuit design due to uses single switch.
The performance of this circuit has a wide range of exibility because, the output
ripple voltage, the input PF and THDI can be improved via controlling the values
of duty cycles of (SW), (L) and (C).
From graphical waveforms and tables of results analysis for dierent values of R-
load, inductor (L), and switching frequency, can be concluded that the increasing
of inductor value (L) and R-load values is required in order to get a constant unity
power factor, small THDI and high eciency.
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The advantages of this design:
1. The main contribution of this project is to reduce the inductor's value of
PFC circuit (96%) in comparison with the conventional boost converter.
2. A new method to eliminate third order harmonic current from the input
source side which decreases the value of THDI into 17% and improves the
input PF into 0.986 .
3. The simplicity of the design, because it consists of one active switch and
don't need a snubber circuit.
4. The low switching and conduction losses, because it uses single active switch
with lower switching frequency (20 kHz). Therefore, high power conversion
eciency (more than 98%) is possible.
5. The small size, light weight and low cost.
The limitations of this design:
1. High spikes on the waveform of (IS) reaches to (2 Ipeak). However, considered
as limited eect because it appears only in 50% of each half in two separate
periods and not exist at the peak value.
2. The ripple of output waveform is high (39%), which results in poor regulated
voltage.
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3.3.2.8 Summary of Chapter 3
3.3.2.8.1 Comparison Among PFC Converter Topologies :
A qualitative comparison has been made in [142] among high input PF boost con-
verters as they are the most public boost converters with the two newly proposed
circuits.
Table 3.11: Qualitative comparison among high PF boost converters
Parameters CBC BBC IBC
3L-
BC
HB-
BC
VD-
BC3
SSC
2-SW. 1-SW.
Number &
inductance
of lter
inductor
1 x L 1 x L 2 x L
2
1 x L 1 x L 1 x L
16
1 x L
54
1 x L
27
Voltage
doubler
characteristic
No No No Yes No Yes No No
Operation
freq. of the
magnetic
elements
fs fs 2fs fs fs 2fs 2fs 2fs
Use of auto-
transformer
No No No No No Yes No No
No. of diodes
which IS
ows through
3 2 3 3 1 2 2 2
No. of active
SW operating
at high freq.
1 2 2 2 2 4 2 1
No. of diodes
operating at
high freq.
1 4 2 2 2 4 2 2
Voltage value
across the
main switch
Vo Vo Vo Vo 2.Vo Vo Vo Vo
Bridgeless
structure?
No Yes No Yes Yes Yes No No
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Table 3.11, compares many important parameters which may help to assess the
exist topologies and compare it with the newly proposed PFC circuit. Table 3.11,
presents dierent parameters in a comprehensive comparison among dierent
topologies of boost converters, which is regarded as the most common type of
the PFC circuits due to its advantages, with the two proposed circuits. The sig-
nicant features of the proposed circuits have been added on the last two columns
in order to compare and show the superiority of the new circuits.
3.3.2.8.2 The Best Solution :
Because the two-stage approach is the most commonly used approach [152] as
stated before, and main drawbacks of this approach are using at least two active
switches with two control circuits and bulky passive elements, which increases
the complexity, the size and the cost of the circuit, then the newly proposed
PFC circuit that gives almost unity PF would match with the two-stage approach
as it addresses the problems of two-stage approach because reduces the value
of inductor (98% - 96%) in comparing with traditional boost converter and can
either works with two active switch without external control circuit or works with
a single active switch and a single control circuit.
The exibility of changing the output ripple voltage value (in wide range of volt-
age), presents the proposed circuit as a successful alternative for power factor
pre-regulator (PFP) in two-stage AC/DC converters.
156
Chapter: 3 Section: 3.3
3.3.2.8.3 Comparison Between Simulation & Experimental Study :
Engineers in every eld continually strive to make models to better predict actual
outcomes. For power systems engineers, models are critical to the planning and
economic design of the massive infrastructure that keeps our lights on [162].
Today's power systems engineers are equipped with tools that harness incredi-
ble computing resources to model every aspect of the power grid. In a single
simulation, tens of thousands of power transmission lines are connected with
their respective substations, including representations of power producers and
consumers [162].
Thousands of possible line and generator outages can be automatically simulated
to determine whether any one outage could result in a loss of power to consumers.
These tools and others help power system planners and equipment designers opti-
mize their designs and most importantly ensure that our complex electric network
continues to operate reliably and eciently [162].
The simulation programs prove there preciosity in design and work, because of the
results of simulation are always identical or very consistent with the actual results
as many researchers support that in their articles after a comparison between
simulation and experimental results in these references [163170].
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Two Novel Power Terms, and
Apparent Power Denition Using a
New RAPT Diagram
4.1 Introduction
Power electronics (PE) researchers are conversant with the description of apparent
(S), active (P) and reactive (Q) power and power factor (PF) in a single-phase
sinusoidal circuits and in balanced three-phase circuits. Unfortunately, the gen-
eralization of this description into other types of circuits (e.g. non-linear loads or
non-sinusoidal systems) can lead to a misinterpretation of the understanding the
physical meaning of these components.
A long dispute around the meaning of these power components in the non-sinusoidal
conditions has been had along the electrical engineers since at least 1916 [171]
when Steinmetz, discussed the problem of power components in sinusoidal and
non-sinusoidal conditions. With the inevitable diusion of PE devices, in the
practical life of power engineering, and the problems which have been produced in
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a result of the harmonics, a new debate has been revived in the last 40 years [172].
All that time, these eorts have been made in order to nd new denitions for
the power components with the increasing of frequency and new terms have been
invented (e.g. non-active power (N)).
Some researchers have dedicated their entire academic lives to this purpose, even
a number of schools of diverse elucidations have been launched for decades. The
supporters of these schools abide by them frequently with a type of religious
enthusiasm more than scientic evidences [173].
Generally, the author of every new denition shows the contradictions and limi-
tations of other denitions, and claim that his proposal is nally right and will
solve all the troubles related to the power components denitions in non-sinusoidal
condition.
Unfortunately, there is still no consensus in the power community between the en-
gineers on an interpretation of power phenomena of circuits with non-sinusoidal
voltages and currents, in spite of this controversy has been continued for decades.
The researchers, Attributed the reason to two reasons. Firstly, because the ar-
gument on what constitutes the (reactiveness) of reactive power. Secondly, the
argument on the physical interpretation of apparent power [174].
This chapter is a new attempt to describe the relationship between power com-
ponents in non-sinusoidal system depending on the idea of orthogonality law and
applying the geometric sum on all power categories instead of using arithmetic
sum. In addition, two novel power terms called eective active power (Pef ) and
eective reactive power (Qef ) have been suggested.
This research, has multiple contributions which can be summarized as follow:
 It proves the validity of right-angled power triangle RAPT Diagram for
all power components (total, fundamental, and distortion) and all power
categories (S, P & Q) for non-sinusoidal systems.
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 It refutes Budeanu's power theory and its three dimensional power diagram.
 Proves the ability to employ the orthogonality law on all power components
in non-sinusoidal, and using the geometric sum instead of arithmetic sum.
 presents two novel power terms called (Pef ) and (Qef ).
 Submit a new comprehensive denition for total apparent power in non-
sinusoidal systems which can explain the physical meaning of apparent
power.
4.1.1 Overview on Power Theories
The researchers in the electrical engineering community since the end of the 19th
century were seeking for a power theory in order to describe the power ow within
electric networks under non-sinusoidal conditions. Power theory, is a group of true
statements can describe the power system properties and components, without
conict with the principles of electricity. The spread of PE devices in electrical
systems provides added motivation to nd such a theory. In spite of many power
theories have been proposed regarding non-sinusoidal operation, an adequate so-
lution is yet to be found [175]. The challenge of developing a unied power theory
for electric networks suitable for sinusoidal and non-sinusoidal conditions can be
traced back to 1892 when Steinmetz showed that in circuits with electric arcs the
active power is smaller than the apparent power [2]. This section presents an
overview of the most famous power theories in the literature.
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4.1.1.1 Budeanu's Theory
This theory has been proposed by Budeanu in 1927 [8] based on frequency domain.
The active power (Pt) in a non-sinusoidal system was dened as the arithmetic
summation of active power for all harmonic orders as shown below in equation 4.1:
Pt =
∑
n=1
Pn =
∑
n=1
VnIn cos θn (4.1)
where (Vn) and (In) are the RMS-values of the voltage and current harmonics
of order (n), and (θn) is the phase angle dierence between them. Therefore,
according to Budeanu, the reactive power is the arithmetic summation of reactive
power for all harmonic orders as shown below in equation 4.2:
Qt =
∑
n=1
Qn =
∑
n=1
VnIn sin θn (4.2)
This equation does not oppose with the power triangle equation S2 = P 2 + Q2,
since the system is sinusoidal and the load is linear. However, when the load is
non-linear or the system is non-sinusoidal then a new quantity named distortion
power (D) was added in [8] as: D2 = S2 − P 2 −Q2
However, the denition according to Budeanu is not considered as a useful term
for any practical applications [176], [177]. Furthermore, reactive power is not a
quantity dened by any single physical phenomenon but a mathematically dened
quantity that has some very useful characteristics and physical interpretations at
sinusoidal conditions.
The most important characteristics of reactive power at sinusoidal conditions have
been concluded from [178], as following:
1. The peak value of the purely bidirectionally pulsating instantaneous power
through a point in a power system is always equal to the reactive power.
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2. The power factor will be unity, if the reactive power is decreased to zero.
3. The reactive power completes the power triangle, S2 = P 2 +Q2 .
4. The sum of all reactive powers in any node of a power system is zero.
5. Reactive power can be described by the terms V, I and sin θ.
6. Reactive power can be positive or negative and the sign shows whether a
load is inductive or capacitive.
7. If an inductive or capacitive elements have been inserted to the system, the
reactive power can be decreased to zero.
8. The reactive power in transmission lines is proportional with the voltage
drop of power system.
All these features are rmly related in the sinusoidal case and depend directly
on the phase angle between the voltage and the current [179]. All the above
features are valid for the equation Q = V.I. sin θ, in sinusoidal situations. For
non-sinusoidal signals, the Budeanu denition does not always agree with the
characteristics 2, 3, 7.
The main advantage of this denition is that the sum of all reactive powers into
a point in a power grid is zero. The main drawbacks are that the PF will not be
always unity even if the Q using this denition is reduced to zero and that the
reactive power can not be totally compensated by inserting inductive or capaci-
tive components [179]. The drawbacks and the limitation of this theory, will be
discussed in details in the next section.
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4.1.1.2 Fryze's Theory
The power theory suggested by Fryze in 1931 [180], is depending on a time domain
analysis. The current is divided into two portions. The rst portion, (ia), is a
current of the same wave shape and phase angle as the voltage. The amplitude
of the expression (Ia . V ) is equal to the active power. The second portion of the
current is just a residual term named (ir). The two currents an be calculated by
using the following equations, equation 4.3 and equation 4.4 as stated in [173]:
ia =
P
V 2
.v (4.3)
ir = i− ia (4.4)
i, ir and ia: are instantaneous values of current.
The reason behind this division is that the current (ia) is the current of a purely
resistive load that would develop the same power as the load measured on. Accord-
ingly, if (ir) can be compensated, the source will see a purely resistive load and the
PF will be unity [173]. Therefore, we can assure that (ia) and (ir) are orthogonal
components and then the RMS values can be estimated by using equation 4.5:
I2 = I2a + I
2
r (4.5)
It can be calculated that, Fryze's theory doesn't present a fourth power component
and when the (Q = zero), then the (PF = 1) which can regarded as a main benet
of this theory. The main drawbacks of this theory is that the sum of the reactive
power according to Fryze (QF ) in a node of a power grid is not equal to zero;
therefore, it can't be used in power ow measurements for non-sinusoidal systems.
In addition, in spite of (PF = 1) when (QF ) decreased to zero. However, this can't
be investigated by using only capacitors or inductors. At the same time, (QF )
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doesn't tell us how to compensate it by using passive elements [181].
4.1.1.3 Shepherd and Zakikhani's Theory
A new power theory has been suggested in 1972 [172]. This theory was depended
on a frequency domain analysis. A common and non-common harmonics will be
produced in a result of using a non-linear load with a sinusoidal voltage source.
Both (Vn) and (In) are corresponding, when using the common harmonic of order
(n) and non-zero. While only one of the (Vn) and (In) is non-zero, when the non-
common harmonic of order (n) is applied . Then the apparent power (S) can be
stated as equation 4.6:
S2 =
(∑
n∈N
V 2n +
∑
m∈M
V 2m
)
.
(∑
n∈N
I2n +
∑
p∈P
I2p
)
(4.6)
where (N) is the set of all common harmonic orders and (M) and (P) represent
all the non-common, non-zero, harmonic orders of the voltage and the current
respectively. (M) is the set of orders for which the voltage harmonics are non-
zero, while the symmetrical current harmonics, are zero. Shepherd then, proposed
a split of apparent power into (SR), (SX) & (SD) as equations 4.7, 4.8 & 4.9:
S2R =
∑
n∈N
V 2n
∑
n∈N
I2n cos
2 θn (4.7)
S2X =
∑
n∈N
V 2n
∑
n∈N
I2n sin
2 θn (4.8)
S2D =
∑
n∈N
V 2n
∑
p∈P
I2p +
∑
m∈M
V 2m.
(∑
n∈N
I2n +
∑
p∈P
I2p
)
(4.9)
which yields, equation 4.10:
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S2t = S
2
R + S
2
X + S
2
D (4.10)
(SR) is the real part of apparent power but not equal to the active power, (SX) is
the imaginary part of apparent power, and SD is the distortion part of apparent
power.
The main disadvantage of this theory is that, the active power (P) is not given in
the power equations and SR 6= P.
4.1.1.4 Sharon's Theory
This power theory in 1973 [182] was also depended on a frequency domain analysis.
It is a small but signicant development of the Shephered's theory. It begins with
the same division into common and non-common harmonic components. Then
(S) can be expressed as same as equation 4.6.
Sharon then suggests an apparent power component according to equation 4.11:
S2Q = V
2
rms
∑
n
I2n sin
2 θn (4.11)
and a rest term, equation 4.12:
S2C =
∑
m∈M
V 2m
∑
n∈N
I2n cos
2 θn + V
2
rms.
∑
p∈P
I2p +
1
2
∑
β∈N
∑
γ∈N
(VβIγl cos θγ − VγIβl cos θβ)
(4.12)
which yields, equation 4.13:
S2t = P
2 + S2Q + S
2
C (4.13)
There are two important dierences between this denition and the denition
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based to Shepherd and Zakikhani. The rst dierence is presenting (P) as one of
the power components and not separately dened. The second dierence is the
calculation of SQ as it's derived by a multiplication by the total RMS voltage and
not only the RMS voltage of the common harmonic orders.
4.1.1.5 Kusters and Moore's Theory
This power theory in 1980 [183], was depended on a time domain denition. The
denition of Fryze has been extended by using a further split of the residual
current into two orthogonal components. However, this division is made bases on
whether the load is mainly a capacitive or an inductive load. The three currents
achieved by this division are then named active current (ip), capacitive reactive
current (iqc) or inductive reactive current (iql) and the residual reactive current,
which results in an apparent power sum:
S2 = P 2 +Q2 = P 2 +Q2c +Q
2
cr = P
2 +Q2l +Q
2
lr
The active current is (as by Fryze) dened by equation 4.14:
ip =
P
V 2
.v =
1
T
∫
v.idt
V 2
.v (4.14)
and the capacitive reactive current is similarly dened as equation 4.15:
iqc = vder.
1
T
∫
T
Vderidt
V 2der
(4.15)
and the inductive reactive current as equation 4.16:
iql = vint.
1
T
∫
Vintidt
V 2int
(4.16)
where (vder) and (vint) are the periodic part of the derivative and integral of the
(instantaneous) voltage, respectively. Vder and Vint are the corresponding RMS
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values. Both of these currents can then be shown orthogonal to the residual
current in the same way as ip. Because of the orthogonality, P, Qc and Ql can be
determined by the equations:
P = V.Ip (4.17)
Qc = V.Iqc =
V
Vder
.
1
T
∫
vder.idt (4.18)
Ql = V.Iql =
V
Vint
.
1
T
∫
vint.idt (4.19)
The denition by Kusters and Moore has an advantage in comparing with the
Fryze decomposition, because it identies the part of the current that can be
compensated with a shunt capacitor or inductor, and that characteristic 6 and 7
are fullled for Qc and Ql. However, it's only valid with ideal sources.
4.1.1.6 Czarnecki's Theory
This theory is bases on a frequency domain denition in 1985 [184]. The au-
thor criticized the previously proposed denitions. He proves that if the source
impedance is not negligible, then a single shunt reactance can be completely in-
eective compensator even at moderate levels of harmonics (10%). This would
make the denition depending on Kusters and Moore less ecient. He also shows
the shortcoming of the Shepherd and Zakikhani's denition, that (SR 6=P). The
active current (ia) for linear loads, has been dened in the time domain accord-
ing to Fryze. However, Czarnecki proposed a new denition based on time do-
main [179]. The instantaneous value of a periodic voltage can be expressed as a
complex Fourier series in equation 4.20:
v =
√
2Re
∑
n
Vn(e
jnω1t) (4.20)
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where (ω1) is the fundamental angular frequency, and (n) is a harmonic order for
which (Vn) is non-zero. In a power system this voltage may be connected to a
linear load with the admittance: Yn = Gn + jBn, that is, both (G) and (B) can
be dependent on the frequency. The current will then be as in equation 4.21:
i =
√
2Re
∑
n
Vn(Gn + jBn).e
jnw1t (4.21)
Assuming that all the power is absorbed by a (frequency invariant) conductance
(Ge), as in the power denition according to Fryze, this conductance can be
determined by: Ge = PV 2
When exposed to the voltage (V), the current through this conductance will be
equal to the active current (ia). The residual current can then be calculated by
equation 4.22:
i− ia =
√
2Re
∑
n
(Gn −Ge + jBn)Vn.ejnw1t (4.22)
This current can further be divided into (is&ir) as equation 4.23:
is =
√
2Re
∑
n
(Gn −Ge)Vnejnw1t (4.23)
which is called scatter current by Czarnecki, and equation 4.24:
ir =
√
2Re
∑
n
jBnVne
jnw1t (4.24)
which is denoted as a reactive current. All these currents are orthogonal; therefore,
the RMS-values of the currents can be expressed by equation 4.25:
I2t = I
2
a + I
2
s + I
2
r =
P 2
V 2
+
∑
n
(Gn −Ge)2V 2n +
∑
n
B2nV
2
n (4.25)
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4.1.1.7 Other Power Theories
The problem of describing the dierent power components in non-sinusoidal sys-
tems is quite old, during this period a huge number of researchers have tried to
invent a power theory suitable for non-sinusoidal systems. However, presenting all
the work accumulated over more than a century attempting to solve this problem
might be the subject of a large textbook. Therefore, a list of the most inuential
authors is provided below:
1. A. Nabae and T. Tanaka - Powers based on instantaneous space vector [185].
2. H. Akagi - The instantaneous reactive power (p-q) theory [115].
3. M. Depenbrock - Fryze-Buchholz-Depenbrock (FBD) Power Theory [186].
4. M. A. Slonim and J. D. VanWyk - Denition of active, reactive and apparent
powers [187].
5. A. E. Emanuel - Denitions of apparent power for 3-phase system [188].
6. F. Z. Peng and J. S. Lai - Generalized instantaneous reactive power theory
[189].
7. Ferrero, Superti-Furga - The Park power theory [190].
8. L. Rossetto and P. Tenti - Instantaneous orthogonal currents [191].
9. Peng - generalized non-active power theory for STATCOM [192].
10. Willems - Instantaneous voltage and current vectors [193].
11. P. S. Fillipski - Elucidation of apparent power and power factor [194].
12. Watanabe, Akagi, Aredes - Generalised theory of instantaneous powers α-
β-0 transformation [195].
13. F. Ghassemi - Denition of apparent power based on modied voltage [196].
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14. N. LaWhite, M. D. Ilic - Vector space decomposition of reactive power [197].
15. J. Cohen, F de Leon and K M Hernandez - Time-domain representation of
powers [198].
16. H. Lev-Ari and A. M. Stankovic - Reactive power denition via local Fourier
transform [199].
17. M. T. Haque - Single phase p-q theory [200].
18. Zhang, N. Huang - Universal instantaneous power theory [201].
19. A. Menti, T. Zacharias, and J. Milias-Argitis - The Geometric Algebra for
representing non-sinusoidal power theory [202].
20. X. Dai, L. Guohai and G. Ralf - Generalised theory of instantaneous reactive
power for multiphase system [203].
21. M. Castilla, J. C. Bravo, M. Ordonez, J. C. Montano, A. Borras, A. Lopez,
and J. Gutierrez - Non-active power multivector by using Geometric Algebra
[204].
22. Shin-Kuan Chen and G W Chang - Instantaneous power theory using 3-
phase active lter [205].
170
Chapter: 4 Section: 4.2
4.2 The Proofs of Validity of The Orthogonality
Law
Electrical engineers are well acquainted with the concepts of average power, reac-
tive power, apparent power, and power factor to describe sinusoidal single-phase
circuits and balanced sinusoidal three-phase circuits. However, attempts to gener-
alize these concepts, can be misleading for other types of circuits (e.g. non-linear
loads or non-sinusoidal systems).
A controversy over the meanings of various types of powers involving non-sinusoidal
waveforms has been had with the electric power community since at least 1927 [8].
With the pervasive impact of harmonics related problems on the practice of power
engineering, a new dispute has been revived in the last 40 years [172]. Throughout
the last century, new denitions appear with increased frequency concern the def-
inition of the apparent power (S) and reactive power (Q) or the nonactive power
(N) in non-sinusoidal situations.
The author of every new denition points to the inconsistencies in other proposals,
and claim that his proposal is nally right and will solve all the problems associ-
ated with the reactive power denitions. In spite of the fact that this discussion
has been continued for almost hundred years, there is still no consensus.
According to [182], apparent power (S) is not a vector, but it is the product of
the magnitude of two vectors : S =|i||v| = I V .
So, when (i) and (v) are sinusoidal waveforms and the load is linear, it is possible
to directly associate the real and reactive components of the current with those
of the apparent power, namely real (active) power (P) and reactive power (Q).
However, if (i) or (v) are non-sinusoidal or/and the load is non-linear, a new term
will present called the harmonics distortion power (Ph) or (D) [182].
On the other hand, (i) and (v) remain vectors in non-sinusoidal system permitting
vector summation of the harmonics. Since then, distortion power can be analyt-
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ically decomposed into active and nonactive components. However, because of
the phase shift of non-sinusoidal current depends on the frequency; therefore, the
sinusoidal system associated by geometric summation [182].
In the following, some important points which either support the idea of geometric
sum for all power components or deny the conventional (arithmetic sum) of power
components, and these points are sucient to justify the orthogonality law and
the newly proposed power terms and power diagram:
1. Budeanu's theory for non-sinusoidal condition [8] which is dening the re-
active power Qb as the arithmetic sum of Qh
Qb =
∑
h=1
VhIh sin θh
was strongly rejected by lots of researchers throughout 90 years of researches
as mentioned in the following:
a. Fryze in 1931 [180], objected Budeanu's theory and he described the
necessity to the voltage and current harmonic decomposition before the re-
active power could be calculated and relied on the time domain approach.
b. Shepherd and Zakikhani in 1972 [172], assured that the Budeanu reac-
tive power (QB) is not a real physical quantity and they suggested another
quantity to be chosen as a reactive power.
c. Czarnecki in 1987 [206], objected strongly Budeanu's theory and proved
that this theory does not possess the attributes which could be related to
the power phenomena in the circuit and does not express any distinct energy
phenomenon.
Moreover, Budeanu's values do not provide any information necessary for
the design of compensating circuits. Also, the value of distortion power (D)
is not related to the waveform distortion.
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Also (D) is not equal to zero when the current and voltage waveforms are
identical but shifted in time. However, D can be equal to zero even when
the voltage and current waveforms are not identical.
In additioin, the same author in 1997 [181] has concluded that, the distortion
power (D) in single-phase non-linear circuits has nothing in common with
waveform distortion, similarly as Budeanu's reactive power equation has
nothing in common with energy oscillation. Thus, Budeanu's power theory
misinterprets power phenomena in electrical circuits.
d. Budeanu's denitions have been refused by Slonim in 1988 [187]. The
author has conrmed that QB is just an arbitrary mathematical implication
and it has no physical interpretation.
e. Filipski in 1993 [207], approved that Budeanu's denitions of reactive
and deformation powers, do not reect properly the energetic relation in
non-sinusoidal conditions. Also, the same author in [208] has proved with
illustrated examples that Budeanu's denition of reactive power in non-
sinusoidal system has many shortcomings.
Filipski proved that the calculated reactive power according to Budeanu's
denition, may be zero even though there is a reciprocating energy ow
between the source and the load at dierent frequencies.
Also, he showed that one can still completely compensate a reactive load to
unity power factor even when Budeanu's reactive power is zero.
Moreover, Reactive power as dened according to Budeanu (arithmetic sum
of Q) has no physical signicance in non-sinusoidal circuits.
The use of QB in non-sinusoidal situations is misleading because merely
reducing Q to zero does not result in optimum power factor compensation.
Hence, compensation of the reactive power as dened according to Budeanu
alone may be useless for power factor improvement.
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2. Reactive power denition proposed by Fryze [180] in 1931 is based on the
division of the current into two terms as the active current (Ia) and the
reactive current (Ir), considering that these terms are orthogonal, then:
1
T
∫ T
0
iairdt = 0 (as the inner product is zero).
Similarly, (Pavg) for dierent frequencies is zero due to orthogonality (P13, P15
or P35....etc.), as:
P35 =
1
T
∫ T
0
V3I5dt = 0
Consequently, harmonic currents and voltages of dierent frequencies are all
orthogonal with each other and eective active power can be expressed as
following in equation 4.26:
P 2ef = P
2
11 + P
2
33 + P
2
55 + P
2
77+.......etc.
∴ P 2ef = P 211 +
∑
h=3
P 2hh (4.26)
3. Depenbrock in [209] & [210], has supported Fryze's model which says: (I =
Ia + Ib), and claimed that the total current is consisting of fundamental and
harmonic parts: (i = i1 + ih).
Therefore, we can conclude that when Ia1 = I1 cos θ1 , Iah = Ih cos θh :
∴ Ia =
√
I2a1 + I
2
ah = I cos θ
∵ P = V Ia = V
√
I2a1 + I
2
ah
∴ P 2ef = P 2a1 + P 2ah = P 2fundamental + P 2harmonics
Notice that this allegation supports the idea of a geometric sum of power
components for the active power.
4. Since the non-linear load is always polluted, then the active part of the
distortion power (D) which consists of P33, P55 and P77 are negative values
some times (depending on the load nature). However, the total Phh should
be positive because, an amount of energy is being dissipated. Accordingly,
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the total result will be positive always when the geometric sum is using
instead of the arithmetic sum.
thus: Phh =
√
P 233 + P
2
55 + P
2
77 + .....etc.
5. Slonim, concluded in 1988 [187] that there is no accepted, clear denition of
reactive and distortion power. Also, he conrmed that there is no physical
interpretation for reactive, distortion and apparent power. Accordingly, he
claimed that:
S2t =
∞∑
k=0
P 2k +
∞∑
k 6=n
P 2kn +
∞∑
n=0
Q2k +
∞∑
k 6=n
Q2kn
∴ S2 =
∞∑
n=1
P 2n +
∞∑
n=1
Q2n
Obviously, this equation conrms the idea of geometric sum because, (P 2∑)
and (Q2∑) are the geometric sum of active and reactive power components,
respectively.
6. Czarnecki in [173], has presented a new power theory. His method was
meant to improve on the limitation of Fryze's model. He has a collective
reactive power, Unlike Budeanu's reactive power:
Qr = V Ir = V
√∑
(BhVh)2.
This allegation supports the idea of geometric sum to be used for the total
reactive power calculation because: Qt =
√∑
Q2n.
This type of summation has the attribute of getting a positive result always
(bigger than zero) and that's mathematically and practically truthful to the
actual oscillation of energy.
7. Each of the current harmonics Ih can be decomposed into two orthogonal
component (Ih cos θh & Ih sin θh), since all current harmonics are mutually
orthogonal. Thus, the square of the RMS current (geometric sum) is:
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∑
n=1
I2n = I
2
1 +
∑
h=2
I2h
∑
n=1
I2n =
[
I21 cos
2 θ1 + I
2
1 sin
2 θ1
]
+
[∑
h=2
I2h cos
2 θh +
∑
h=2
I2h sin
2 θh
]
Therefore, if there is a reciprocating energy transmission between the source
and the load then the term
∑
Q2n (but not
∑
Qn) is responsible for the
source apparent power's increase [211].
8. According to Shepherd and Zand in [211], the equation:
Q =
∑
h=1
VhIh sin θh
does not correctly dene the reactive power in non-sinusoidal system. Be-
cause, in non-sinusoidal supply situation, the uctuations of the stored ca-
pacitive and inductive energies are not synchronous such that the pulsating
power to be delivered by the source does not correspond to the dierence of
both energy components.
Consequently, there is no justication for simply adding (arithmetic sum)
the reactive powers corresponding to dierent frequencies as its done in
Budeanu's reactive power concept [211].
9. In mathematical laws, quantities x(t) and y(t) are orthogonal if one of three
cases has been applied, and one of these cases is when x & y are harmonics
in dierent orders:
x = xr. sin(rw1t− α) , y = ys. sin(sw1t− θ)
(when r 6= s), and that's including all the harmonics components, thus:
I2t = I
2
1 + I
2
3 + I
2
5 + ..............+ I
2
n
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V 2t = V
2
1 + V
2
3 + V
2
5 + ..........+ V
2
n
S2t = S
2
1 + S
2
3 + S
2
5 + ............+ S
2
n
P 2t = P
2
1 + P
2
3 + P
2
5 + ...........+ P
2
n
Q2t = Q
2
1 +Q
2
3 +Q
2
5 + ...........+Q
2
n
Which basically means the geometrical sum of power components
10. According to the orthogonality law, two components are orthogonal if the
inner product of them is equal to zero.
In order to prove the geometric sum of active power, the orthogonality of
(P1) with (Ph) should be tested when, P1 = V1I1 cos θ1 and Ph = VhIh cos θh:
The inner product = 1
2π
∫ 2π
0
P1Phdwt
= 1
2π
∫ 2π
0
I1V1 coswt . IhVh cos(hwt− θh)dwt
= I1V1IhVh
2π
∫ 2π
0
1
2
[
cos(wt− hwt+ θh) + cos(wt + hwt− θh)
]
dwt
= I1V1IhVh
4π
[
sin(wt(1− h) + θh) + sin(wt(1 + h)− θh)
]∣∣∣
2π
0
= I1V1IhVh
4π
[
sin(2π(1− h) + θh) + sin(2π(1 + h)− θh)− sin(0(1− h) + θh)−
sin(0(1 + h)− θh)
]
= Zero
Therefore (P1) & (Ph) are orthogonal components and the geometric should
be used in order to calculate the total active power.
11. The benet of using the geometric sum instead of the arithmetic sum in
active and reactive power calculations is the increasing of the dependency
on the fundamental component and decreasing the eect of harmonics com-
ponent. This is because, the fundamental component is originally greater
than the harmonics component. Also, the squaring of the values make the
dierence huge between the fundamental and the harmonic component.
According to the author in [212], the philosophy of separating the main (fun-
damental) component from the pollution (non-fundamental) components
and their cross terms is successful because:
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a. Utilities generate and distribute nearly perfect fundamental sinusoidal
voltage.
b. The consumer expects fundamental sinusoidal voltage.
c. Generally, more than 99% of the total active power owing in the network
is fundamental active power (P1).
The author in [209] concluded that, its better to separate (P1) and (Q1)
from the rest of the power components, because the power apparent, ac-
tive, and reactive components are essential factors for the power system. A
distribution system cannot perform without reactive power and the useful
fundamental magnetizing ux in transformers and AC motors is separated
by the fundamental current.
12. The author in 1987 [206], concludes that the phenomena of the reciprocat-
ing energy transmission at harmonic frequencies does not aect the source
current RMS value and its apparent power (S) in the manner suggested
by Budeanu's model. Namely, each of the current harmonics (In) can be
decomposed into two orthogonal components:
I2n = I
2
n cos
2 θh + I
2
n sin
2 θh
Since all current harmonics are mutually orthogonal, thus the square of the
RMS value of the current is:
I2rms =
∑
n=1
I2n =
∑
(
Pn
Vn
)2 +
∑
(
Qn
Vn
)2
∴ S2t =
∑
n=1
(Pn)
2 +
∑
n=1
(Qn)
2
Therefore, if there is a reciprocating energy transmission between the source
and the load, then the terms (
∑
P 2n) and (
∑
Q2n) not (
∑
Pn)
2 and (
∑
Qn)
2
are responsible for the source apparent power increase.
178
Chapter: 4 Section: 4.3
13. Emanuel in 1990 [213], has approved that the total reactive power (Qt) is
composed of four distinctive types of elementary reactive powers:
Q2t =
∑
h=1
Q2Bh +
∑
h=1
Q2Bmn +
∑
m6=n
Q2Dh +
∑
m6=n
Q2Dmn
∴ Q2t = Q21 +
∑
h=1
Q2h
From these equations, it is obvious that the author has agreed indirectly
with the idea of geometric sum for the reactive power components.
14. The last update of IEEE-standards 2010 [12] has been mentioned verbally
in page (37) :"The fact that harmonic reactive powers of dierent orders
oscillate with dierent frequencies reinforces the conclusion that the reactive
powers should not be added arithmetically (as recommended by Budeanu)".
However, the standards did not mention clearly (through equations) the
geometric sum of reactive power components.
4.3 Description of The Orthogonality Law And
New Power Terms
Depending on the outcomes have been concluded from the previewed literature in
the previous section, the power components in dierent categories and frequencies
are all orthogonal and should be calculated using the geometric (not arithmetic)
sum, then a new power terms called eective active (Pef ) and reactive (Qef ) power
terms can be invented in order to understand the characteristics and relations
between dierent power components and to calculate the total apparent power in
non-sinusoidal situation.
Lets consider: V 2t = V
2
1 + V
2
h & I
2
t = I
2
1 + I
2
h ⇒ S2t = V 2t I2t
179
Chapter: 4 Section: 4.3
∴ S2t = I21V 21 + V 21
∑
n=3
I2n + I
2
1
∑
m=3
V 2m +
∑
m=n=3
V 2mI
2
n +
∑
m6=n
V 2mI
2
n (4.27)
n: is the harmonic orders of current.
m: is the harmonic orders of voltage.
D2I = V
2
1
∑
n=3
I2n (4.28)
D2V = I
2
1
∑
m=3
V 2m (4.29)
D2mn =
∑
m6=n
I2mV
2
n (4.30)
S2h =
∑
m=n=3
I2mV
2
n =
∑
h=3
I2hV
2
h (4.31)
S2t = S
2
1 + S
2
h +D
2
I +D
2
V +D
2
mn (4.32)
∴ S2t = (Fundamental)2 + (Harmonic)2 + (Non-active)2
∴ S2t = P 21 +Q21 + P 2h +Q2h +D2I +D2V +D2mn (4.33)
This result shows in equation 4.33 that (St) can be represented either as a many-
dimensional vector, or as a two dimensional vector.
S2t = S
2
1 + S
2
N (4.34)
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S21 = P
2
1 +Q
2
1 (4.35)
S2N = P
2
h +D
2
h (4.36)
D2h = D
2 +Q2h (4.37)
D2 = D2I +D
2
V +D
2
mn (4.38)
S2h = P
2
h +Q
2
h (4.39)
P 2h =
∑
h=3
V 2h I
2
h cos
2 θh (4.40)
Q2h =
∑
h=3
V 2h I
2
h sin
2 θh (4.41)
Active power (P) : is the average value of the instantaneous power during a time
period. (represents the arithmetic sum).
Eective active power (Pef ) : is the active part of the apparent power which the
line or load can utilize and cause thermal power. (represents the geometric sum).
Reactive power (Q) : The amplitude of the oscillating instantaneous power. (rep-
resents the arithmetic sum).
Eective reactive power (Qef ) : The non-active part of the apparent power. (rep-
resents the geometric sum).
Budeanu's distortion power (DB) denition represents (St) as a three dimensional
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vector as in equation 4.42:
St = i.P + j.QB + k.DB (4.42)
Budeanu's denition creates dierent problems, one of them is the necessity to
use a new power unit for the distortion power (DB) [183].
However as Czarnecki stated, the distortion power has the same physical nature
as reactive power, then the power unit of (D) must be VAR [184]. This allows us
to conclude that all the components of apparent power (St) in frequency domain
may contains active power (Pt) and reactive power (Qt) components [187]. The
orthogonality law allows us to use only standard units, VA, W and VAR without
needing to invent extra units.
∵ S2t = S21(cos2 θ1 + sin2 θ1) + S2N(cos2 θN + sin2 θN) (4.43)
& ∵ S2t = P 21 +Q21 + P 2h +D2h (4.44)
& ∵ S2t = P 2ef +Q2ef = S2ef (4.45)
∴ P 2ef = P 21 + P 2h (4.46)
& Q2ef = Q
2
1 +D
2
h (4.47)
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4.4 New Denition of The Apparent Power in Non-
sinusoidal System
The apparent power (S) in non-sinusoidal system has been described in IEEE-
standards in 1988 [214], as "It is numerically equal to the maximum active
power that exist at given points of entry with the given eective value of
the sinusoidal current and the potential dierence and hence is directly
related to the size of the required equipment and to the generation
and transmission losses". This denition of apparent power has a physical
interpretation, as it's described the maximum power and transmission losses.
However, Czarnecki in 1994 [215], rejected the idea of a physical interpretation
for the apparent power concept, even in single-phase sinusoidal situations, and
Filipski asserts in 1993 [174], that the non-sinusoidal apparent power is an arti-
cial quantity without any physical meaning and that there is neither theoretical
nor practical justication for the electrical power application. The author has
depended in his claims on the current denitions of the apparent power.
The IEEE standard states that the ratio PF = P
S
is a factor that indicates the
degree of utilization of the line. Such statement indicates a physical interpreta-
tion; however, how can a quantity have physical interpretation when its denition
involves another quantity that has no physical interpretation? Either it is ac-
cepted that the apparent power concept has physical signicance, which will lead
the power factor concept to claim its physical signicance, or it is accepted that
the apparent power does not have a physical interpretation which will yield a lack
of physical interpretation for the power factor concept [175].
In spite of the justication of physical interpretation of apparent power, the de-
nition still has defect because mathematically can be described as:
S = Pmax , & S = IrmsVrms
Suppose a non-linear load supplied by a sinusoidal voltage v(t) =
√
2V1 sin(wt)
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and the current is: i(t) =
∑√
2Ih sin(hwt+ θh).
The active power is equal to: P = V1I1 cos θ1.
Its maximum value is equal to: (Pmax = V1I1) rather than (VrmsIrms).
Assume that (S) is equal to the maximum active power. In this case, (S) is equal
to the replacement of the actual load by an equivalent resistive load, drawing
a sinusoidal current rather than non-sinusoidal current. The limitation of this
denition, is that its describes the power for equivalent load rather than the
actual load [207].
The denition of apparent power for non-sinusoidal system according to IEEE-
Standards in 2010 [12], has dened as: (It's the amount of active power that
can be supplied to a load or a cluster of loads under ideal conditions
(the ideal condition may assume sinusoidal supply voltage and current
with linear loads)) but still has a serious limitation.
This (ideal) condition constitute a big limitation for the apparent power inter-
pretation, because in the practical life most of the loads are non-linear and draw
non-sinusoidal current. In addition, this condition is mathematically wrong be-
cause its neglected the eects of harmonics and the frequency on the power system
as the inductive or capacitive loads are based on the frequency, and even the skin
eect of resistors is dependent on the frequency.
Obviously, there is no unanimously accepted Apparent power denition until now;
therefore, it's useful to nd a new denition covers the general aspects for power
systems and all practical (not just the resistive) loads. Therefore, the total ap-
parent power can be dened as (The geometric sum of the active powers
(Pt) in all harmonic orders (all frequencies) plus the geometric sum of
the non-active powers (Qt) in all (sinusoidal and non-sinusoidal) con-
ditions), or (It is the geometric sum of any consumed energy and any
stored energy going forth and back in the electrical network).
184
Chapter: 4 Section: 4.5
Operating on (RMS) value rather than on (max.) value is more reasonable because
the RMS values are usually more relevant in practice life (i.e., they can be related
to the size of the wiring, breakers, heat, etc....). This practical point of view leads
us to accept the RMS form of the apparent power.
The physical interpretation of the new denition and the new RAPT Diagram
including new power terms show that the apparent power (S) is an eective value
(RMS), as the eective values are calculated using the magnitudes of harmon-
ics terms. Because of the harmonic currents are mutually orthogonal; therefore,
the geometric sum has been used to calculate the total apparent power in non-
sinusoidal conditions. Accordingly, the newly proposed RAPT Diagram using the
geometric summation can represent the non-sinusoidal system eciently.
4.5 The Explanation of Two-Dimensional RAPT
Diagram
Six of the previously derived equations 4.34, 4.35, 4.36, 4.45, 4.46, and 4.47
constitute the power triangles of the newly proposed power diagram. The power
triangle (S - P - Q) has been introduced rstly in time domain by Fryze [180] in
1931, when he dened (iaF ) as the active current and (irF ) as the reactive current
as a part of the time domain description. However, the right-angled triangle
power diagram is the rst attempt to apply (total - fundamental - harmonics)
power triangle in the frequency domain in combination with the time domain
(S-P-Q) power triangle.
Due to the non-active power (Dh) is the geometric sum of (DI , Dv, Dmn & Qh),
then: Q2ef = Q
2
1 +D
2
h , (Dh is mutually orthogonal on Q1), because of the orthog-
onality between fundamental and harmonic components.
Simultaneously, (Ph) is orthogonal on (Dh) but not in-phase with Q1 because
they represent dierent frequencies, because of the orthogonality between (P &
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Q), (sin & cos) components.
In the same way, (P1) is orthogonal on (Q1) but not in-phase with (Dh) because
it is in dierent frequency. Consequently, (Ph) is orthogonal on (P1).
The structure of the new diagram RAPT can be formed by gathering six equations
which are ( 4.35, 4.46, 4.47, 4.36, 4.34 and 4.45) respectively. These equations
represent six right-angled triangles as shown in gure 4.1.
Figure 4.1: Six right-angled triangles
These triangles are formed based on the notion of the orthogonality law. The
distortion power (Dh) component is always perpendicular with the fundamental
power component, because it held the same characteristic of the reactive power.
In sum, the aggregation of these six triangles produced a new power diagram
called RAPT Diagram, this diagram is shown in gure 4.2.
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For whatever reason, if the distortion power (Dh) increases, then SN and the
apparent power (Sef ) also will increase depending on equation 4.33.
S2t = P
2
1 +Q
2
1 + P
2
h +D
2
h = S
2
ef
According to RAPT Diagram and orthogonality law, the power triangles has to
form a 90 ° angle between distortion and fundamental components. However, the
line SN in gure 4.2 will not be perpendicular with the line of S1 after increased.
Therefore, in order to reconstruct the right-angled triangle and investigate the
angle 90 °, the line SN has to rotate until been 90 ° angle with the line S1.
Consequently, the line of Sef will extend also in order to complete the right-angled
triangle. The value of Sef , will increase exactly as the equation 4.34 says.
Figure 4.2: New RAPT Diagram
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In the following, three steps explain and simplify the understanding of Right-
angled triangle diagram formation.
 First step: The basis of the diagram is the rst triangle which is the funda-
mental power (S1, P1, Q1), and then the second triangle is the active power
triangle (Pef , P1, Ph) should be placed and P1 is identical in both triangles.
Then the third triangle is the reactive power triangle (Qef , Q1, Dh) will be
placed in reverse and perpendicular way to the second triangle. In order
to simplify the proposed diagram, the third triangle should be placed twice
and in symmetry with Q1.
 Second step: The fourth triangle, is the distortion power triangle (SN , Ph, Dh),
should be in line above the third triangle and Dh is identical in both trian-
gles. the fth triangle,the apparent power triangle (Sef , S1, SN), has been
placed on the S1 line of the rst triangle and same SN of the fourth triangle
and thats will produce Sef component.
 Third step: Finally, the total power triangle (Sef , Pef , Qef ), will be formed
automatically by gathering (Sef ) line of the fth triangle with (Pef ) line of
the second triangle and (Qef ) from the third triangle.
This diagram has the attribute of the simplicity in comparing with the Budeanu's
3-dimension diagram because it has only two dimensions and that gives it the
ability to be easily applicable to nd the relationships between the dierent com-
ponents with there angles (θt, θ1&θh) and even the calculation of the amplitude
value of the power parameters.
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4.6 The Mathematical Relationship Between (Pef)
& (Pavg)
This section submits the algebraic relationship between arithmetical summation
which represents (Pavg) and geometrical summation which represents (Pef ) of
power components in non-sinusoidal systems.
In algebra equations, Lagrange's identity was described in [216] and [217] as equa-
tion 4.48:
(
n∑
k=1
akbk)
2 = (
n∑
k=1
a2k)(
n∑
k=1
b2k)−
n−1∑
i=1
n∑
j=i+1
(aibj − ajbi)2 (4.48)
or :
(
n∑
k=1
akbk)
2 = (
n∑
k=1
a2k)(
n∑
k=1
b2k)−
1
2
n∑
i=1
n∑
j=1,j 6=i
(aibj − ajbi)2 (4.49)
when: Ph = VhIh cos θh & Ph = akbk
ak = Vh =
(
V 21 +
∑
n=1
V 2n
) 1
2
bk = Ih cos θh =
(
(I21 cos
2 θ1 +
∑
n=1
I2n cos
2 θn)
) 1
2
∴ (
∑
h=1
VhIh cos θh)
2 = (
∑
h=1
V 2h )(
∑
h=1
I2h cos
2 θh)−
1
2
∑
m=1
∑
n=1,n6=m
(VmIn cos θn − VnIm cos θm)2
(4.50)
When: h = Corresponding harmonic orders.
m, n = Non corresponding harmonic orders (m 6= n).
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Vm, Vn : Harmonic voltage, Im, In : Harmonic current.
θm, θn : Phase shift between corresponding voltage and current waveforms of
harmonic orders.
∴ (
∑
h=1
VhIh cos θh)
2 = (V 21 +
∑
n=1
V 2n )(I
2
1 cos
2 θ1 +
∑
n=1
I2n cos
2 θn)
−1
2
∑
m=1
∑
n=1,n6=m
(VmIn cos θn)
2 − (VnIm cos θm)2 − 2(VmVnIm cos θmIn cos θn)
(4.51)
When : h = 1,2,3,4,5 , m = 1,2,3,4,5 & n = 1,2,3,4,5
(
∑
h=1
VhIh cos θh)
2 = (V 21 + V
2
2 + V
2
3 )(I
2
1 cos
2 θ1 + I
2
2 cos
2 θ2 + I
2
3 cos
2 θ3)
−1
2
∑
m=1
∑
n=1,n6=m
(VmIn cos θn)
2 − (VnIm cos θm)2 − 2VmIm cos θmVnIn cos θn
(4.52)
After further steps of mathematical simplication, the above equation 4.52 can
be represented as the following equation:
(
∑
h=1
Ph)
2 =
∑
h=1
(Ph)
2 + 2
(
P1P2 + P1P3 + P1P4 + P1P5
+P2P3 + P2P4 + P2P5 + P3P4 + P3P5 + P4P5
) (4.53)
The algebraic relation between arithmetical and geometrical sum is shown as:
(
∑
h=1
Ph)
2 =
∑
h=1
(Ph)
2 + 2
∑
m=1
∑
n=1,n6=m
PmPn (4.54)
When : Ph = VhIh cos θh
Pm = VmIm cos θm & Pn = VnIn cos θn
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∴
∑
h=1
(Ph)
2 = (
∑
h=1
Ph)
2 − 2
∑
m=1
∑
n=1,n6=m
PmPn (4.55)
P 2ef =
∑
h=1(Ph)
2 is the geometrical sum of active power in all orders.
P 2avg = (
∑
h=1 Ph)
2 is the square of arithmetic sum of active power in all orders.
4.7 Evidence Examples
This section presents some examples of simple electrical circuits in order to inves-
tigate and prove the orthogonality law and the validity of RAPT Diagram.
1. Example 1: In this example, randomly chosen values has been applied in
order to examine the validity of the newly proposed RAPT Diagram:
Let: P1 = 10 & Q1 = 5⇒∴ S1 = 11.18 (equation 4.35)
Let: Ph = 2,∵ P1 = 10⇒∴ Pef = 10.2 (from equation 4.46)
Let: Dh = 1,∵ Q1 = 5⇒∴ Qef = 5.1 (from equation 4.47)
∵ Ph = 2 & Dh = 1⇒∴ SN = 2.236 (from equation 4.36)
∵ S1 = 11.18 & SN = 2.236⇒∴ St = 11.4 (from equation 4.34)
∵ Pef = 10.2 & Qef = 5.1⇒∴ Sef = St = 11.4 (from equation 4.45)
This example shows the coherence of the equations and the consistency of
the values of power components through one diagram and prove the validity
of the new RAPT Diagram.
2. The arithmetic sum Qh can be equal to zero at nonzero values of terms Qh
despite the reciprocating energy transmission between the source and the
load.
Example 2: Suppose the circuit, shown in gure 4.3:
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Figure 4.3: LC - circuit
The load has impedance Z1 = j 20 in the fundamental component and for
the 3rd order harmonic Z3 = - j 1.25 , ω = 1 rad / sec . If the supply voltage
is : v(t) = (200 sinwt+ 50 sin 3wt)V
Then the load current is equal to :
i(t) = [10 sin(wt− 90) + 40 sin(3wt+ 90)]A.
The arithmetic sum of reactive power is :
Qt = Q1 +Q3 = 2000 - 2000 = 0 VAr
However, there is energy oscillation in this circuit and the total reactive
power should be more than zero because instantaneous power P(t) has a
negative part in gure 4.3 that's mean, the energy ows back to the source
when it is negative and it causes losses in the transmission line.
While, the geometric sum is :
Qt =
√
(2000)2 + (2000)2 = 2825.4 VAr
By using the geometric sum in reactive power calculation, its guaranteed to
get a positive reactive power as long as there is reciprocating energy in the
circuit.
3. Example 3: This following example has been proposed previously in [12]
(pp. 36-38) : P1 = 8660 w, P3 = -13.94 w, P5 = -11.78 w and P7 = -1.74 w
In order to test the validity of equation 4.55 and test the orthogonality
among active power components:
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7∑
h=1
P 2h = P
2
1 + P
2
3 + P
2
5 + P
2
7 = 74995936.12W
∴ Pef =
√
P 2h = 8660.02 watt = Geometrical sum
(
7∑
h=1
Ph)
2 = (P1 + P3 + P5 + P7)
2 = 74520746.85
Pavg. =
7∑
h=1
Ph = 8632.54w
7∑
h=1
PmPn = 2(P1P3 + P1P5 + P1P7 + P3P5 + P3P7 + P5P7)
= -237594.64
From equation 4.55:
∑
h=1
(Ph)
2 = (
∑
h=1
Ph)
2 − 2
∑
m=1
∑
n=1,n6=m
PmPn
∴
7∑
h=1
(Ph)
2 = 74520746.85 + 475189.28 = P 2ef
∴ Pef = 8660.02 watt
This example proves the validity of equation 4.55.
The total value of apparent power which has been calculated in this example
from this equation: S2t = S
2
1 + S
2
N was 10517.5 VA.
By applying equation 4.45, the power triangle should give the same result
of S2ef . The geometric sum of Pt which is already Prms = Pef = 8660.02 W
In order to nd Qef :
Qef =
√
Q21 +Q
2
3 +Q
2
5 +Q
2
7 +D
2
I +D
2
v +D
2
mn
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Qt = 5968 VAr = Qef
From (equation 4.45): S2t = (5968)
2 + (8660.02)2 ⇒ St = 10517.3 = Sef
However, the arithmetic sum of Pt is :
Pt = P1 + P3 + P5 + P7 = 8632.54 watt
If: St =
√
P 2t +Q
2
t ⇒ then, St = 10494.65 VA
This value is dierent from St value resulted from S21 + S
2
N in the same
example. Consequently, the arithmetic sum does not support the power
triangle. Therefore, the new power terms are necessary to investigate the
power triangles. IEEE-2010 standards are correct because they used the
geometric sum for (St) calculation, but the power triangles could not be
applied without using Pef & Qef terms.
4.7.1 Conclusion of The New Power Diagram
This chapter presented two new power terms called eective active (Pef ) and
eective reactive (Qef ) power terms. These two terms are useful because they show
the relationship between all power components (total, fundamental & distortion)
in all power categories (S, P & Q) in non-sinusoidal system.
In addition, these two terms are useful to investigate and prove the ability to
apply the principle of orthogonality law and the right-angled power triangle dia-
gram. This diagram shows the orthogonality between fundamental and distorted
components for all power categories (S, P and Q), considered as a bridge between
time and frequency domains.
The right-angled power triangle is a compulsory condition to calculate the total
apparent (St) in the non-sinusoidal system in the right way and its compatible
with the equations of IEEE-2010 standards.
A comprehensive literature review has been presented in section II in order to
justify the use of the geometric sum of power components. This section also, shows
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that Budeanu's power denition has been refuted by a big number of valuable
researchers and its no longer can be used.
This chapter also, oers a new denition for the apparent power as eective value
(Sef ) at the non-sinusoidal situation and compares it with the previous power
denitions which have serious limitations.
Moreover, this chapter shows a new power diagram representing all power com-
ponents in a single diagram consisting of six right-angled triangles called the
right-angled power triangle (RAPT) Diagram.
The notion of new power terms and new power right-angled power triangle (RAPT)
Diagram, have the following interesting advantages:
1. The expressions and symbols which have been used in this chapter, are the
same symbols and units have been used in IEEE standards-2010.
2. The vectors mentioned in the power diagram can be represented in phasor
diagram.
3. The conventional units which used, are the traditional units (W, VAr and
VA), thus no new power units have been added.
4. Dening the power components in two dimensional diagram without the
need of sophisticated mathematical equations or three dimensional shapes
as used before in Budeanu's theory.
5. Finally, proving the RAPT Diagram, investigates the right-angled power
triangle (S-P-Q) which bases on the orthogonality principle between dierent
components.
195
Chapter 5
Suggested Future Work
In order to develop this research and treat it's limitations, particularly the main
three (2nd, 3rd & 4th) chapters, the following modication and improvements
could be implemented in a future work:
5.1 Chapter 2
Regarding the utilizing of the distortion power as a load feeder and the ability
to reduce the THD and improve PF for both sides (source and load), the single-
phase passive lter method is the best approach because of its advantages on
other circuits (according to the simulation results). However, this method still
have some limitations and drawbacks. Therefore, the future optimization should
focus on solving these limitations.
1. One of the limitations, is the unregulated output DC voltage of the bridge
rectier, which causes high ripple value and oscillation of the input value to
the (VSI). This problem can be solved by adding DC/DC converter before
the inverter, but the complexity, cost and the size of the design will be
increased.
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2. The bulky size, the large values of elements and using additional tools are
another drawbacks of the proposed circuit in chapter 2. In order to avoid
this problem, the newly proposed single-switch PFC (in chapter 3) can be
the best choice to add after the passive lter instead of the utilization circuit,
because of the small value of the inductor. This solution lead us to eliminate
the voltage source inverter from the design and stick with the DC output and
DC loads. Consequently, the design complexity, the number of parameters,
the weight, the size and the cost may reduce.
5.2 Chapter 3
The main two problems of the proposed new PFC design in chapter 3, are the
high spikes on the waveform of the input (IS) and the high ripple factor value
on the output waveform. In addition, minor eected problems can be exist like
the small (Io) values of inductor (as explained before in chapter 3). The internal
capacitance of the diodes combines with stray inductance can form a resonant
circuit called (parasitic resonant). Due to this parasitic resonance, a sinusoidal
current can ow into the inductor (L) in a very high frequency (about 1.54 MHz)
called self resonant frequency (or parasitic frequency (fp)).
1. In order to solve the problem of high ripple values of the output voltage, A
DC/DC converter can be added to the proposed PFC circuit in consistent
with the two-stage approach.
2. The internal capacitance of the diodes combines with a stray inductance and
forms a resonant circuit called parasitic resonant. Many methods are exist-
ing in order to attenuate this resonance, but most of them had some bad
eects on the performance of the circuit like controlling the rising time (tr)
or the falling time (tf ) which reduces the power eciency [218], or adding a
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damper circuit or using clamping diodes and that requires additional com-
ponents and add complexity to the design [219].
Practically, the damper circuit (R = 5Ω & C = 1 nF) can be connected
in parallel with the freewheeling diode in order to eliminate the resonance
current (I0) totally, however, less than 0.1 % of total power can be increased
as losses in the circuit as a circuit of 5 kW output power, has only 3 Watt
losses in the damper circuit which is negligible.
5.3 Chapter 4
The old disputation among researchers about the meaning of power components
and trying to nd a general power denition and theory for both sinusoidal and
non-sinusoidal systems never ends as every scientist claim that his theory is the
ground breaker. Therefore, the suggestions of improving the proposed denition
and RAPT Diagram will denitely continue by the future researchers until an
optimum approach emerges.
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Abstract—This paper presents a novel idea to show the ability
to benefit of the harmonic currents which are produced on the
load side of the power grid. The proposed circuit contributes
in reduction of the total harmonic distortion (THD) percentage
through adding a high pass filter (HPF) in order to draw
harmonic currents (in 150 Hz and multiple frequencies) and
convert them to DC current (zero frequency) and then reconvert
it to AC current with the fundamental frequency in order to feed
different loads. The circuit has been designed and simulated in
the MATLAB, Simulink program. The results have been assessed
and compared in two cases: firstly, the system before adding the
new circuit. Secondly, the system after adding the new circuit.
I. KEYWORDS
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Distortion (THD)
II. INTRODUCTION
The problem of harmonics in the power system grid has
been identified since 1893. It was the first time an electric
application’s problem has addressed using harmonic analysis
as a tool, when distorted power was observed as a distorted
voltage and current waveforms in the power grid [1]. In the
past, the amount of distortion in power system has been non
significant. However, the level of harmonic currents and volt-
ages in the distribution power system is highly considerable
nowadays, and grown to be a serious problem in the power
grid [2].
According to [3], harmonics can be defined as a sinusoidal
wave (current or voltage), having frequencies that are integer
multiples of the frequency at which the supply system has
designed to operate. Distorted waveforms can be produced
by merging harmonics with the fundamental wave. Non-
linear loads are the main reason of harmonic existence of the
power system. As a result of current harmonics, non-linear
voltage drops happened across the system impedance. The
relationship between current and voltage waveforms, illustrate
the meaning of (non-linear load) term, a non-linear load has
a discrete current relationship that does not correspond to
the applied voltage waveform. Because of the nature of the
front end rectifier design is non-linear, all variable frequency
devices cause non-linear waveforms, which are called harmon-
ics. Typical examples of non-linear loads include rectifiers,
TV’s, Microwave oven, vapor mercury, adjustable speed motor
drives, electric ballast, uninterruptable power supply (UPS)
units, discharge lighting, halogen spot light, halogen with
dimmer and arcing equipment [3].
As mentioned before, the power electronic apparatuses are
the main sources of the harmonics, however the economic
profits of using power electronic devices are much more
observant than losses caused by harmonics which produced by
these apparatuses. As a result of this growing, the harmonics
generation rate extremely increased to be higher than its
elimination rate in the distribution system [4].
The defects which are happening due to the effects of a three
phase harmonics on circuits are alike to the defects happened
in the human body due to stress and high blood pressure. High
degrees of stress or harmonic distortion can lead to problems
for the utility’s power grid distribution, ineffective power
system and many negative effects on the grid equipments
such as, skin effect which increases with frequency, dielectric
failure or breakdown the capacitor, false or fake operation and
trips, destructing components, excessive overheating in the
transformer windings, multiple zero crossings which change
the timing of the voltage regulator and causes intervention,
higher billings due to incorrect measurement records, failure
of the commutation circuits of AC and DC drives [5].
There are different methods used to eliminate the harmonics
from the power system, varied by changing the design of
variable frequency drives (VFD) to adding new equipments to
perform the same aim. They can be summarized as follows:
1) Delta connection: Steinmetz was the first who proposed
delta connections for blocking third harmonic currents
in three phase transformers [1].
2) Power system design: the non-linear load can be limited
to 30 percent of the maximum transformer’s capacity,
and that’s might be useful for harmonic ratio decreasing
[2].
3) Twelve pulse converter front end: the bridge rectifier cir-
cuit uses twelve diodes instead of six. Theoretical input
current harmonics for rectifier circuits are a function of
pulse number and can be expressed as: h = n · p ∓ 1
where n= 1, 2, 3,... etc., and p = number of pulses,
For a six - pulse rectifier, the input current will have
harmonic components at the following multiples of the
fundamental frequency. h = 5, 7, 11, 13, 17, 19, 23, 25,
29, 31,.. etc. For the twelve - pulse system, the input
current will have theoretical harmonic components at
the following multiples of the fundamental frequency:
h = 11, 13, 23, 25, 35, 37,... etc. 12 - pulse converter
eliminates the 5th and 7th harmonics. However, this
method reduces the magnitude of the harmonics, but
does not eliminate them. The drawbacks are cost and de-
sign which requires an auxiliary transformer to achieve
the 30 degree phase shifting, also this design decreases
the efficiency rating due to voltage drop associated with
the design requirement [2].
4) Delta-Delta and Delta-Wye transformer: This method
uses two separate transformers with equal non - linear
loads. The design is similar to the previously mentioned
12 pulse converter circuit with the same drawbacks [6].
5) The magnetic flux compensation method: has been
proposed to eliminate normal harmonics and abnormal
harmonics in a transformer core [7].
6) A zigzag transformer: has been used for creating a neu-
tral line, and reduces the heating effect of the harmonic
current in three phase distribution system [8].
7) Line reactor: Both AC line reactors and DC link chokes
help to smooth out the flow of current to Variable
Frequency Drives (VFDs) and thereby reduce the level
of harmonics [2].
8) Third harmonic injection technique: has been used in
uncontrolled converters [9]. Third harmonic injection
technique in the controlled converters, was first intro-
duced in 1969, in order to reduce the harmonic currents
at the source side [10].
9) Passive filters: This method has many advantages like
simplicity, reliability, efficiency, and cost effective. How-
ever, these filters suffer of main drawback, which is the
harmonic current’s amplification on the source side at
specific frequencies because of the parallel resonance
between filter and source. The series resonance between
filter and source may cause voltage distortion which
creates extreme harmonic currents flowing through the
filter [4].
10) Active filters: In order to conquer passive filters’ prob-
lems, active filters were invented in 1976 by Gyugyi
[11]. Active power filters (APF), have different topolo-
gies and multiple categories, but mostly use voltage
source converters. APF has a voltage source at the
DC bus, which is usually a capacitor, as an energy
storage device. APF also, suffer from many problems
which are the high initial costs and high running costs,
need high power converter ratings, the input and output
power rating is limited by the power supply voltages and
always require a power for the active device [12].
11) Hybrid filter: Is a combination of passive filters with
active filters. They are invented in order to gather all
the advantages of two types of filters and overcome
their limitations, however still the most expensive among
them [12].
Previously, harmonics have often been cited as the source
for a great variety of problems. Most of mentioned methods
were invented in order to eliminate the harmonics and reduce
their effects on the source side, but till now, at least to the
author’s knowledge, there is not any effective method to reduce
these harmonics at the load side and convert it to useful AC
power at the same time. Unfortunately, harmonics still present
at the load side and the harmful power does not finish and still
cause non-useful periodic waves which causes harmful effects
on the costumer’s equipments and effects power quality in
general [13].
Firstly, the methodology has been presented and a schematic
diagram has been designed, secondly, the circuit has been
investigated and tested via Matlab-Simulink program, finally,
the results have been assessed through comparing the data
before and after adding the high pass filter.
III. SYSTEM DESCRIPTION (METHODOLOGY)
A simplified schematic of the circuit is shown in the figure
(1), the circuit consists of a three phase 11 Kv power gener-
ation source connected in series with (point 1) a three phase
step down (11/0.4) KV transformer in Wye-Delta connection.
Fig. 1. Schematic diagram
This circuit also contains (point 2) a Low Pass Filter (LPF)
in series with (point 3) a three phase non-linear load which
produces harmonic currents, LPF passes the fundamental wave
current 50 Hz and blocks all the frequencies above 50 Hz
(which are forming the harmonics at the load side). A low
impedance, high pass filter has been connected in parallel
(point 4) to draw all the harmonic currents in 150 Hz and
above. HPF has been connected in series with a three phase
full wave bridge rectifier in order to convert AC currents in
different frequencies to zero frequency DC current. The Next
step, requires to convert the DC current to AC current on the
fundamental frequency (50)Hz by connecting the three phase
6 - pulses inverter controlled by PWM technique in series with
the circuit. Finally, in order to benefit from this new current, a
three phase step up (0.4 / 11) KV transformer in Delta - Delta
connection will be connected in series to raise the voltage and
Fig. 2. Normal circuit without HPF
re-inject it to the generation side of the grid or use it as a
normal power supply to feed different types of loads.
IV. CIRCUIT DESIGN AND SIMULATION
An 11 Kv three phase voltage, 50 Hz generator has been
chosen as a three phase power supply, Delta-Wye (11/0.4)
Kv transformer is connected in series to decrease voltage to
400 volt as a line voltage. The non-linear load draws a non-
linear current, consequently a drop voltage has been happening
and an AC voltage in a multiple of 50 HZ frequency (with a
majority of 150 Hz as a third harmonic waveform) has been
produced on the load side. In order to represent the non-linear
load on the circuit, an AC voltage source works on 150 Hz has
been connected in series with a back to back thyristor (Alfa
= 90) circuit has been connected as a non-linear load with
three phases RL-load. A low pass filter (LPF) is connected
between the transformer and the loads, an inductor (L) and
a capacitor (C) values has been calculated according to this
equation f=1/(2
√
LC), whereas (f) is the resonance frequency
of the filter.
The low pass filter (LPF) permits the fundamental frequency
waves to pass through the filter to the source side and blocks
all other frequencies above 50 Hz. A high pass filter (HPF) has
been connected in parallel between LPF and the loads. Using
the same mentioned equation, HPF with 150 Hz resonance
frequency, has to be designed as a low impedance (High
capacitance and low inductance) filter in order to force the
harmonic currents to follow through the HPF. Consequently,
the harmonic currents will be eliminated and its effects on the
load side will be reduced. In order to unify these eliminated
harmonic currents which have different frequencies (the mul-
tiples of 50), A three phase - six diode full bridge rectifier
has been connected in series with the HPF in order to convert
these currents to DC current. The DC current can be stored
in a capacitor and convert it to AC current in the fundamental
frequency (50 HZ) by connecting a three phase six pulse
inverter in series with the rectifier, consequently a useful power
is produced at the end of the circuit. Finally, a Delta-Delta has
been advised to connect with (0.4 / 11) turn ratio to increase
the voltage and inject it to the source side of the distribution
system or use it as a normal feeder to feed some auxiliaries
or feed different kinds of loads.
V. DC VOLTAGE CALCULATION
In the case of using three phase full wave bridge rectifier,
six pulses has been occurring each cycle, that’s meaning
there is a pulse every 60 degrees in one full cycle. In
order to calculate the DC voltage, the average voltage has
to be calculated by using the following equation: V avg =
6
2π
∫ 2π/3
π/3
V max. sinwt.dwt = 0.955V max = DCV oltage
VI. CASES TO STUDY
The system has been tested twice (without extra circuit
and with the extra circuit), the results and figures have been
collected and classified to make a comparison between two
cases in the following items :
1) First case: Normal circuit without connecting high pass
filter (HPF) circuit, as shown below in figure 2.
Fig. 3. Load Voltage without HPF
Fig. 4. Full circuit with HPF
Figure (3) shows the load voltage illustrated the defects
on the waveform resulting of the harmonics in the load
side.
2) Second case: Connecting high pass filter (HPF) circuit
in parallel with the grid (at point 3 in fig 1). The final
circuit is shown above in the figure 4:
Fig. 5. Load voltage with HPF
Figure 5 shows the load voltage waveforms.It is so clear
how the waveform is more sinusoidal in comparison
with figure 3. The figure 6 shows the harmonic current
(Ih) and figure 7 shows the output voltage of the
inverter (Vinv.)when harmonic voltage is 5000 volt, the
waveform is working on 50 Hz and so much sinusoidal
:
Fig. 6. Harmonic current when Vh = 5000 volt
Fig. 7. Inverter output voltage when Vh=5000
VII. RESULTS ASSESSMENT
The table (1) below shows all the results of the simulation
with a comparison between the changes in the non linear load
represented in harmonic voltage power supply which produce
(150 Hz), current THD1 percentage (at point 3), current THD2
percentage (at point 3), (Ih) harmonic current (at point 4),
rectifier voltage (case 2) and inverter voltage (case 2). The
actual readings which have been taken in [14], show the high
differences between values of current THD between different
buses and phases. In spite of many restrictions on the THD
values, but the real data show that THD values reach 200
percentage [14]. For that reason and to expand the results
range, the value of harmonic voltage power supply (150Hz)
assumed to be increased up to 5000 volt as a maximum value
as a nonlinear load. The first column of the table shows the
nonlinear load represented by voltage power supply (Vh)(150
Hz) increasing from 5 volt up to 5000 volt. The second column
shows THD-I percentage for the 1st case (without HPF), the
third column shows THD-I percentage for the 2nd case(with
HPF), the fourth column shows the harmonic current (Ih)
drawn after HPF, the fifth column shows the output voltage of
the bridge rectifier (Vrect.), the sixth column shows the DC
to AC inverter voltage (Vinv) which is sinusoidal AC voltage
(50Hz).
1st case 2nd case 2nd case 2nd 2nd
Vh THD-I THD-I Ih (A) Vrect. Vinv.
5 0.74 0.36 0.06 4.77 0.6
20 2.8 1.96 0.4 19.1 2.5
50 3.86 2.89 0.57 47.7 5.2
100 6.6 5.6 1.5 95.5 10.5
200 15.45 11.5 2.2 191 21
300 25.67 19.4 3.5 286.5 31
400 31.8 23 4.7 382 42.6
500 42 32 5.9 477.5 52.8
1000 71.75 56.4 11.5 955 105
2000 183.6 120.2 22.8 1910 205
3000 251 173 34.5 2865 309
4000 307.3 221 45.6 3820 411
5000 483.4 267 58 4775 522
In order to understand the table(1), we need to demonstrate
the data in details, it is recognized that when the nonlinear
load represented by voltage source (Vh) is equal to 2 Volt,
the current total harmonic distortion in the first case (THD-
I) is equal to 0.76 percent, and the current total harmonic
distortion in the second case (THD-I) = 0.36 percent, that is
meant the THD-I decreased 0.38 percent after connecting the
HPF circuit. When the nonlinear load increases to Vh = 20
volt, the THD-I decreased 0.84 percent. When the nonlinear
load Vh = 50 volt, THD-I decreased 0.97 and that decreasing
continue linearly till the last case when the nonlinear load
Vh = 5000 volt, THD-I decreasing reaches more than 216
percentage which is too high number and considered as a very
good reduction of THD value.
Simultaneously, the harmonic current (Ih) which was drawn
by the low impedance High pass filter (HPF) increases with the
harmonic voltage source (non linear load) increasing begins
from 0.06 Ampere (when Vh = 5 volt), ending with 58 Ampere
(when Vh = 5000 volt) and rectifier voltage (Vrect.) = 4.77
Vdc (when Vh = 5 volt) and increases to reaches 4775 Vdc
(when Vh = 5000 volt), also the output inverter voltage (Vinv)
= 0.6 volt (when Vh = 5 volt) and increases to reaches 522 volt
(when Vh = 5000 volt). Whereas the value of THD-I of the
output circuit after transformer (at point 5 in figure 1) remains
constant all the time on 0.02 percentage.
From the details mentioned before, it can be easily con-
cluded that the (THD-I) is increasing linearly with the har-
monic voltage increasing. This increasing is in both cases
(without and with adding HPF circuit), but the results in
the first case are higher than the second case for the same
harmonic voltage in all data. The figure (8) shows the two
cases curves illustrated THD-I percentages with the increasing
of harmonic voltages, it is obvious that the gap between two
curves is expanding with the harmonic voltage increasing,
that means the effect of adding HPF circuit on the system
is increased with the increasing of harmonics (by decreasing
THD-I value).
Fig. 8. THD1 curve and THD2 curve
Finally, according to the simulation results, this work proved
its effectiveness because, the goal of this work was to find a
new method to decrease the harmonics on the load side and to
invest these harmonic currents through converting them to a
useful power in order to benefit of this power to feed different
loads. The results of the simulation work show that the THD
percentage was decreased in all cases and the produced power
at the output side (point 5 in figure 1) has a sinusoidal wave
and low THD-I (0.02 percent).
VIII. CONCLUSION
This paper presents a novel idea to benefit of the harmonic
currents and voltages on the load side, its present also a
method to reduce harmonics’ values by filtering out the
harmonic currents in multiple of 50 HZ frequencies and use it
as a power supply to feed different loads. From the results
of the simulation, it can be concluded that the harmonic
currents can be drawn by using a 150 Hz high pass filter
from the load side and that’s reduces the total harmonic
distortion (THD) value. The simulation results show THD
value can be reduced more than 216 percentage, when the
nonlinear load is too high. These harmonic currents have been
converted to useful power with too small THD about (0.02
percentage), by converting them to DC and reconvert it to AC
with fundamental frequency.
These results open a new horizon to find out new more
effective methods to benefit of a missed power like harmonic
currents by converting it to usable power, at the same time,
reduce the THD value on the load side and reduce its harmful
effect on the electrical power system .
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Reduced Size Single Switch Power Factor Correction Circuit     
Hussein al-bayaty, Ali Hussein Al-Omari, Marcel Ambroze                                          
& Mohammed Zaki Ahmed 
 
Abstract- This article presents a new design of active power factor correction (APFC) circuit that 
can be used in single phase rectifiers. The proposed circuit provides almost a unity input power 
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Abstract-
 
This article presents a new design of active power
 
factor correction (APFC) circuit that can be used in single 
phase
 
rectifiers. The proposed circuit provides almost a unity 
input
 
power factor (PF) which contributes significantly in 
reduction of
 
the total current harmonic distortion (THDI) as it 
eliminates the
 
third harmonic component effectively from the 
input current.
 
The most important attribute of this circuit is the small 
size
 
and numbers of components (one switch, small size (L & 
C) and
 
a diode), which have been designed to get a unity PF 
at the AC
 
source side. Therefore, the new circuit is cheaper, 
smaller size
 
and lighter than other conventional PFC circuits.
 
In addition, the new proposed circuit is
 
a snubber-
less and
 
uses reasonably low switching frequency which 
reduces switching
 
losses and increases efficiency. The circuit 
has been designed and
 
simulated using Lt-spice simulink 
program.
 
Keywords:
 
  active 
 
power 
 
factor 
 
correction (APFC), AC -
 
DC converter, total harmonic distortion (THD).
 
I.
 
Introduction
 
ingle phase AC/DC rectifiers with a large 
electrolytic
 
capacitor are commonly used for 
manufacturer and business
 
issues. The main 
purpose to use diode rectifiers is to operate
 
the 
switching power supply in data processing apparatus 
and
 
to operate low power motor drive systems [1].
 
The large capacitor draws current in short 
pulses, which
 
brings in a lot of problems including 
decreasing in the available
 
power, increasing losses and 
reduction of the efficiency. In
 
the conventional way of 
design, the capacitor voltage preserves
 
the peak 
voltage of the input sine wave until the next peak
 
comes 
along to recharge it [2].
 
The only way to recharge the capacitor is 
drawing the
 
current from the input source at the peaks 
of the source
 
waveform as a long pulse which includes 
an adequate amount
 
of energy to nourish the load until 
the next peak. This is
 
happens when the capacitor 
draws a large charge during short
 
time, after the slowly 
discharge of the capacitor into the
 
load. Therefore, the 
capacitor’s current draws 5 to 10 times
 
of the average 
current in 10% or 20% of the cycle period.
 
Consequently, the source current has narrow and long 
pulses
 
and the effective (r.m.s.) value increases [3], [4].
 
Customers with a large number of nonlinear 
loads also have large neutral current rich in third 
harmonics current. In order to increase the PF, decrease 
the losses and save the energy, then the input current 
harmonics (specially the third order harmonic) have to 
be eliminated. Several methods and techniques have 
been proposed to solve the problem of a poor power 
factor, which can be classified as active and passive 
methods [5]. 
Passive PFC circuits are generally simple, fewer 
components, smaller size and easy to design for small 
rating power (less than 200 watt). However, its bulky and 
not economical for large power ratings and the input 
power factor is (0.6 - 0.7) and THD = 150% in best 
conditions without using big size elements [6]. 
Active PFC circuits, can considerably diminish 
losses and costs associated with the generation and 
distribution of the electric power and significantly 
improved power quality. Therefore, APFC circuits are 
receiving more and more attention these days because 
of the widespread use of electrical appliances that draw 
non sinusoidal current from the electric power systems. 
However, PFC circuits require additional, more 
expensive and complex components [7]. The author in 
[8], designed a novel PFC circuit that depends on the 
principle of limiting the work of the main capacitor in a 
manner which can eliminate the third order harmonic 
and improve the input PF into 0.99. However, this design 
has been used two Mosfets and high switching 
frequency equal to 200 KHZ which may increase the 
switching losses and reduce the efficiency. 
In this paper, a new design of PFC converter 
has been introduced and presented in figure (1). The 
new design is depending on the flexibility of the 
parameters’ variation which produces low harmonics, 
high input PF and high efficiency. 
The new proposed design, reduces the required 
number of components into one Mosfet switch with low 
switching frequency equal to 20 KHZ, and uses small 
value of inductor which is smaller more than 96% of the 
inductors used in conventional boost PFC circuits, 
because the new proposed design focuses on shifting 
the harmonics components to the high frequency region 
and consequently eliminating the third order harmonic 
current, therefore the cost, the weight and the size of the 
new circuit will be reduced hugely. 
The description of the circuit, operation 
topology, control circuit and operation stages are all 
S
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described in section (II). The details of system’s 
parameters are described in section (III). The discussion 
of simulation results and assessment are presented in 
section (IV), followed by an overall conclusion in section 
(V). 
II. Operation Principles and Analysis of 
the New Proposed Circuit 
a) Circuit’s Description 
The schematic circuit of the new proposed PFC 
circuit is shown below in figure (1). 
 
 
 
 
 
 
 
 
 
 
 
 
 New proposed APFC circuit 
(VS) is the input DC source (represents AC 
single phase connected to full bridge rectifier), 
connected in parallel with LC resonant branch and 
MOSFET switch (SW) in parallel with the load. A control 
circuit has been designed in order to control the 
switching process. 
b) Operation Topology 
The new proposed circuit has the ability to 
control the working period of the capacitor. 
Consequently, the value of the input power factor, THDI 
of the source current waveform and the value of the 
output ripple voltage can be controlled as well through 
using one switching devices. 
The principle of this design is depending on the 
distributing of the working time intervals of the capacitor 
into two regions, at the beginning (0 - t1) and at the end 
(t4 −𝜋𝜋) via using control circuit. This smart switching 
pattern would eliminates the third order harmonic 
component and improves the input PF as the third order 
harmonic is the most significant component in single 
phase systems. 
This design uses a minimum number of 
components and minimum values of (L) & (C) a s 
capacitor turned off on the middle of each cycle, which 
shift the harmonics components to higher frequencies. 
consequently, reduces the size and the cost of the new 
proposed circuit. 
This circuit is snubber-less circuit, because the 
freewheeling diode (FWD) presents an alternative path 
for the discharge current of inductor (IL), so can the 
capacitor keep charged. Accordingly, (FWD) can avoids 
the negative part of IL and helps (C) to act as a snubber 
circuit in order to prevent the inductor’s voltage (VL) to 
increase more than rated value of the source voltage, in 
this way (C) will protect the MOSFET switch from being 
burned in the effect of the high voltage spikes which 
may happened without the FWD. 
c) Control circuit 
A simple designed control circuit, as shown in 
figure (2) has been investigated in order to derive the 
MOSFET switch and control the switching frequency 
and duty cycle. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 Fig. 2:
 
Control circuit
 Briefly, the circuit consists of a dual input 
comparator which
 
compares two signals(the first signal 
is the output of full wave
 
rectifier and the second is a dc 
voltage source). The output of
 
the comparator, which is 
a square wave, would be combine
 
in a logic (And gate) 
circuit with a triangular waveform in 20
 
KHz frequency. 
the output of and gate will go directly to the
 
gate of the 
MOSFET switch.
 d)
 
Operation stages
 
1)
 
First mode: This mode describes the time period                     
0 ≤
 
t
 
<
 
t1, when the capacitor voltage VC
 
>VS. SW-
ON/OFF,
 
while t1
 
is the moment when VS
 
is equal or 
bigger than
 
VC. The circuit shown in figure (3-a), 
illustrates the path
 
of the current at this mode:
 
In  this period, (C & L) are discharging and feed  the 
 
load.
 
 because L, C and the load are series in this mode.
 
 
 
then the value of VL
 
is  approximately zero because the
 value of L1
 
is very small (few micro henres).
 
 
Reduced Size Single Switch Power Factor Correction Circuit
© 2017    Global Journals Inc.  (US)
G
lo
ba
l 
Jo
ur
na
l 
of
R
es
ea
rc
he
s 
in
 E
ng
in
ee
ri
ng
  
   
  
(
)
V
ol
um
e 
X
V
II
 I
ss
ue
 V
 V
er
si
on
 I
  
  
  
 
  
8
Y
e
a
r
20
17
F
Fig. 1:
IC = C
dVC
dt = IL = ILoad =
Vout
R
∴ VLoad = Vout = VC + VL
∵ VL = LdiLdt
∴ Vout ≈ VC
The full time period of the input source current 
waveform (IS) is shown in figure (4) with the details of 
nine time modes.
 
  
2)
 
Second mode: For the time period t1
 
≤
 
t < t2, when
 
VS
 
>VC1, and SW is ON. t2, is the moment when the
 
pulses turns off. The circuit shown above in figure 
(3-b),
 
the bold line illustrates the active path at this
mode.
 
In this mode, the load, C & L are all connected to 
the source and charging with frequency pulses (20 
KHz), as a result, high values and short time current 
spikes appear on the input current waveform 
because of the capacitor current. VS=VLoad= Vout 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4:
 
The input source current
 
  
 
3)
 
Third mode: For the time period t1
 
≤
 
t < t2, when     
VS
 
>VC1. This mode covers the interval time from
 
switching OFF moment until (td) ms. td
 
is the 
moment
 
when IL
 
or IC
 
discharge to zero ampere for 
each pulse.
 
The circuit is shown above in figure (3-
c).
 
At this mode, (L) discharges its current to (C) until 
being
 
zero (at the td
 
moment), while the inductor 
voltage VL
 
is equal to VC
 
and remains charged. This 
topology dose
 
not require a snubber circuit as VL
 
has been prevented.
  
  
  
fr
 
is the resonance frequency.
 
At this mode, the load is fed by the source.
 
 
 
4)
 
Fourth mode: For the time period t1
 
≤
 
t < t2, when 
VS>VC, SW is OFF (from (td) until the next ON-pulse).
 
The bold line in the circuit shown above in figure (3-
d),
 
clarifies the source current’s path.
 
At this mode, the inductor current (IL) supposed to
 
remain zero ampere. However, the internal 
capacitance
 
of the diodes combines with stray 
Reduced Size Single Switch Power Factor Correction Circuit
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VS = VC + VL = VC + L.
diL
dt IS = IC + ILoad =
C.dVCdt + ILoad
∵ VL = VC & IL = IC = C dVCdt ∴ XL = XC
2πfL = 12πfC ∴ fr =
1
2π
√
LC
= 1.59KHz
VL = L
diL
dt = VC
IS = ILoad =
Vout
R
inductance which form resonant circuit called 
parasitic resonant.
Due to this parasitic resonance, a sinusoidal 
current can flow into the inductor L1 in a very high 
frequency (about 1.54 MHz) called self resonant (or 
parasitic) frequency (fp).
At the same time, VL follows IL waveform and 
oscillate around zero. IL & IS values are variable and 
change in accordance to the values of L, C, 
and output load as it’s clear from equations and shown 
in figures (4) and (5):
The capacitor voltage (VC) remains charged and 
considered as a constant value due to the value of IC
fsw2, dvcdt
which is approximately zero, then the value of is 
very small value.
dVC
dt
IL = I0. cos(wp.t)
 
 
  
 
  
  
   
   
 
  
  
  
  
 
 
(I0) is approximately 0.5 Amp. For ideal 
conditions,
 
the internal capacitance of diodes is zero, 
therefore
 
the parasitic resonance and I0
 
can considered 
as zero
 
ampere.
 
   
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(a) 1st & 9th mode                                             (b) 2nd & 6th mode
 
 
 
 
 
 
 
 
 
 
 
 
(c) 3rd & 7th mode                             (d) 4th, 5th & 8th mode
 
Fig. 3:
 
Circuit diagram in different time modes
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5:
 
IL & IS in the 2nd, 3rd & 4th modes
Reduced Size Single Switch Power Factor Correction Circuit
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wp = 2πfp ≈ 9.5 M rad/sec.
Practically, a damper circuit (R=5Ω & C=1 nF) 
can be connected in parallel with the freewheeling diode
in order to eliminate the resonance current (I0) totally,
however, 0.1 % of power losses can be increased in the
circuit as a circuit of 3 kw output power, has only 3 watt
losses in the damper circuit which is negligible. The
modes (2,3,4) are repeating every ON/OFF switching
pulse of SW.
 
 
 
 
  
 
 
 
The figure (6), shows the full picture of
 
VC,
 
Vout,
 
VL&VD
 
waveforms. VC
 
is in red color,
 
Vout
 
is in brown color, 
VL
 
is in
 
green color, and VD
 
is
 
in blue color.
 
5)
 
Fifth mode:
 
For the time period t2
 
≤
 
t < t3, when
 
pulses are ON/OFF. t3
 
is the moment when SW 
turns
 
OFF. The circuit shown in figure (3-d), 
illustrates the
 
active path of current at this mode:
 
 
 
 
 
 
 
 
 
 
 
Fig. 6:
 
VC; Vout; VL & VD
 
waveforms
 
 
Due to VS
 
>VC, therefore C
 
and L
 
are considered as
 
disconnected (open circuit), because they are reverse
 
biased when SW is  OFF and (FWD) is reverse
 
biased.
 
Therefore, C and L are neither charging nor 
discharging,
 
then IL
 
= IC
 
= Zero, VL
 
= Zero but VC
 
is a 
constant
 
value.
 
6)
 
Sixth mode:
 
For the time period t3
 
≤
 
t < t4, when 
                
VS
 
>VC, SW is ON. t4
 
is the moment when VC
 
is 
greater
 
than VS. The circuit is shown in figure (3-b).
 
At this mode, C and L are charging and the load is 
fed
 
by the source. All the derived equations in the 
2nd mode
 
are valid for this mode.
 
7)
 
Seventh mode:
 
For the time period t3
 
≤
 
t < t4, when
 
VS
 
>VC. The circuit is shown in figure (3-c).
  
At this mode, (C) is charging while VL
 
is equal to VC
 
until L
 
fully discharges its current into zero ampere 
at
 
the time of (td).
 
All the derived
 
equations in the 3rd mode are valid 
for
 
this mode.
 
8)
 
Eighth mode:
 
For the time period t3
 
≤
 
t < t4, when
 
VS
 
>VC1, SW is OFF, for period (td) until the next
 
ON-
pulse for SW2. The circuit is shown in figure (3-d).
  
VC
 
still charged and slightly charging but 
approximately
 
constant due to very small       .
 
VC1
 
remains charged and considered as a constant 
value
 
due to the value of IC1
 
is approximately zero, 
then the
 
value of dVC1
 
would be very small.
 
 
 
The modes (6,7,8) repeat themselves every
ON/OFF
 
switching of the MOSFET.
 
9)
 
Ninth mode:
 
For the time period t4
 
≤
 
t < 10
 
ms., 
when
 
VC
 
>VS. SW-ON/OFF, the circuit is shown 
above in
 
Fig. (3-a).
 
L & C are discharging while the R-load is fed by the
 
main capacitor.
 
 
 
 
All the derived equations in the first mode are valid 
for
 
this mode.
 
III.
 
System Parameters
 
The proposed circuit has been simulated in LT-
spice program
 
and the parameters have been specified
as the following
 
table:
 
Table
 
I:
 
System Parameters
 
  
 
 
 
 
IV.
 
Simulation Results and Assessment
 
An electrical circuit with VS
 
= 311 Vpeak
 
= 220 
Vrms, L
 
= 20 μH, C = 0.5 mF and MOSFET switch works 
in fsw
 
=
 
20 Khz controlled by a control circuit, has been 
designed and
 
investigated by using Lt-spice simulink 
program.
 
1)
 
R-load, inductor (L) and switching frequency of the
 
MOSFET, are three main parameters in this circuit
 
which could be changed in different values in order 
to
 
find out the optimum design and parameters 
values in
 
order to get low input THDI
 
, unity input PF, 
high efficiency,
 
cheap, not bulky, small size and 
light converter.
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dVC
dt
IL1 = I0. cos(wp.t)
wp = 2πfp ≈ 9.5 M rad/sec.
∴ IL = VoutR
VLoad = Vout = VC + VL
Inductor (L) RInternal Ser. = 2.236 m Ω RInternal Par. = 1413 Ω
Capacitor (C) ESR = 0.035 Ω ESL = 0 Ω
MOSFET IPP070N8N3, N-channel Vds = 80 V, Rds = 7m Ω
Freewheeling diode Schottky, (UPSC600) VBreakdown = 600 V
Parallel diode Schottky, (MBR745) VBreakdown = 45 V
Load Resistive 20 Ω
2) Table (I), shows the relationship between different 
load values comparing it with fundamental input 
current Pin, Pout, , THDI and input PF when L = 20 
μH and the switching frequency (fsw) is 20 Khz.
Table II: Different load values with THDI, PF & 
R(Ω) Pin(W) Pout (W) η (%) THD(%) PF
1 46354.5 44260 95.48 5 0.999
10 4920.2 4851.5 98.6 11.6 0.994
20 2506 2473 98.68 17 0.986
50 1038 1021 98.36 28.4 0.96
100 543.48 525 96.6 37 0.938
200 292.68 269.6 92.1 52.4 0.886
500 141 110.75 78.55 83.2 0.77
1000 90.2 56.1 62.2 111.7 0.667
η
η
Power factor has been calculated by using 
equation in [9], P.F = 1√
1+(THDI)2
 
 
  
  
   
 
 
 
 
 
  
 
 
 
  
 
 
The total input power, has been calculated via 
below
 
equation [10]:
 
 
The maximum efficiency is 98.68% when input 
power
 
is 2.5 kw when R-load = 20
 
Ω
 
and (L) is 20 μH.
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 7:
 
Different load values with PF and 
 
It can be concluded, from table (I) and figure (7) 
that
 
the values of ( ) and input PF, inversely proportion 
with
 
the increasing of the load value.
 
3)
 
Table (II) shows the relationship between different 
inductor
 
values comparing with with Pin, Pout, _ and
 
input PF, when R-load = 20 Ω
 
and fsw
 
= 20 Khz.
 
Table
 
III:
 
Different (L) values with THDI, PF & 
 
 
 
 
 
 
 
 
 
It can be concluded, from table (II) and figure 
(8) below,
 
that the value of and PF, directly proportion 
with the
 
increasing of inductor value.
 
4)
 
Table (III) shows the relationship between different
 
switching frequencies of MOSFET comparing with 
Pin,
 
Pout, and input PF when R-load = 20 Ω
 
and (L) 
is
 
20 μH.
 
It can be concluded from table (III) and figure (9) 
that,
 
the value of 
 
and PF directly proportion with 
the value
 
of fsw.
 
It can be concluded that, fsw
 
can be kept around 
(10 -
 
20) KHz in order to get approximately unity PF 
(0.98) at
 
the input AC side when (L) is 20 μH for 2.5 kw 
output
 
power.
 
 
 
 
 
 
 
 
 
Fig. 8:
 
Different (L) values with PF and 
 
Table
 
IV:
 
Variable (D) for (SW) with THDI, PF & 
 
 
 
 
 
 
 
 
 
 
5)
 
The figure
 
10, shows the Fast Fourier Transform 
(FFT)
 
spectrum of the input source current. The total 
current
 
harmonic distortion (THDI) is 17%, then the 
total input
 
power factor is (0.986).
 
As it is shown in figure (10), the third order harmonic
 
is not exist at the input current waveform, and the
 
only harmonic orders shown are the 5th and 7th 
order
 
harmonics. This is because (C) was OFF at 
the middle
 
of the waveform (t2
 
−
 
t3) and the load 
was fed by the
 
source.
 
6)
 
In the case of the absence of freewheeling diode in
 
the time intervals t1
 
≤
 
t < t2
 
and t3
 
≤
 
t < t4
 
(which 
represent the 2nd and 6th modes), the equation
 
of 
inductor’s voltage is:
 
 
 
(D) is the duty cycle of (SW) and because of the 
switching
 
frequency (fsw) is (20 KHz), therefore VL
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It =
√
I21 + I
2
h
Pin = Vt.It.PF
η
η
L(uH) Pin(W) Pout (W) η (%) THD(%) PF
1 2854.9 2679.4 93.86 55 0.876
10 2557.5 2510 98.1 24 0.972
20 2506 2473 98.68 17 0.986
50 2456 2434 99.1 10.5 0.994
100 2434.38 2415.5 99.2 7.2 0.997
200 2420.48 2403.7 99.3 4.9 0.999
500 2412 2395 99.3 3.5 0.999
1000 2407.3 2391.8 99.36 2.5 0.999
η
η
η
η
η
fsw(K) Pin(W) Pout (W) η (%) THD(%) PF
5 2641 2574.8 97.5 33 0.95
10 2561 2515 98.2 23.8 0.973
20 2506 2473 98.68 17 0.986
50 2456.3 2434.2 99.1 10.6 0.994
100 2437.3 2415.8 99.1 7.6 0.997
200 2418.9 2405 99.4 5.6 0.998
500 2415 2397.2 99.2 3.9 0.999
1000 2414.8 2396.2 99.2 3.7 0.999
VL = L
diL
dt =
L.diL.fsw
D
would be a very large value at this moment. 
Consequently, VL may be a reason for huge spikes 
on MOSFET’s terminals and may burn the switch.
7) Generally, in this situation a snubber circuit would 
be proposed as a solution to suppress the high 
frequency spikes and to protect the MOSFET 
switch. However in this circuit, the main capacitor 
(C) would be act as a snubber circuit because of 
the existence of the freewheeling diode (FWD), 
which makes VC charges on the negative value of VL
and prevent high voltage on the terminals of the 
MOSFET when its in open the status. As shown in 
figure (11), the inductor voltage does not increases 
more than 140 VP-P in spite of that the source voltage 
is 311 VP-P, because of the small value of (L).
η
 
   
  
 
 
 
 
 
 
   
 
 
 
  
   
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 9:
 
Different values with PF and 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 10: FFT Spectrum of the input current
 
 
 
 
 
 
 
 
 
 
Fig. 11:
 
The waveform of VL
 
  
 
 
 
 
 
The inductor’s value used in the literature in [12] for 
a
 
(3 kw)
 
output power using interleaved boost 
converter
 
was (270 μH), while the value of inductor 
(L) in the new
 
proposed circuit is (20 μH) for the
same power ratings.
 
This reduction of the inductor’s 
value will effectively
 
contribute in reducing the size, 
weight and the cost of
 
the converter.
 
9)
 
One of the significant
 
features of this design, is that 
the
 
inductor’s current is not related to the value of 
source
 
voltage (except in the 2nd and 6th mode) as 
usually
 
happens in PFC circuits. This advantage can 
be utilized
 
in order to reduce the value of (L) into few 
micro henrys
 
and avoid high VL
 
values. 
Consequently, can reduce the
 
size, weight and the 
cost effectively.
 
10)
 
Practically, the internal capacitor of the used diodes
 
in the circuit would combine with the stray inductors
 
and compose a parasitic resonant frequency (fp). In
 
order to get rid of the bad effects of (fp), the rising
 
time (tr) or the falling time (tf) can be changed, or
 
alternatively a damper circuit can be added to the 
circuit
 
or using clamping diodes and that’s require 
additional
 
components and complex design [13].
 
11)
 
The inductor works like a proper choke or current 
limiter
 
due to the high negative value of inductor 
voltage (VL)
 
as its in counter direction of capacitor
voltage (VC).
  
(L) charges in the time period t1
 
≤
 
t < t2
 
because
VS>VC. On the other hand, for the time period
                  
t2
 
≤
 
t < t3,
 
IL
 
is zero because L and C are reverse
biased. While,
 
for the time period t3
 
≤
 
t < t4, (L)
 
discharges as a
 
positive current because VS
 
>VC.
 
However, for time period t4
 
≤
 
t < t1
 
of the next 
period,
 
L
 
discharges as a negative current because 
VC
 
>VS
 
and the R-load would be fed by IL
 
which is 
the same
 
capacitor’s current (IC
 
= IL).
 
V.
 
Conclusion
 
According to the simulation’s results, the new 
proposed
 
PFC circuit was able to reduce the THDI
 
to 
17% with a
 
unity power factor
 
(0.986) at the input side 
and increases the
 
efficiency to 98.68%.
 
The topology of reducing the conduction time of 
the main
 
capacitor via dividing the waveform into three 
regions ONOFF-ON, can improve the efficiency, the 
input PF and reduce
 
the THDI
 
at the input side.
 
In addition, preventing the capacitor (C) from 
work in the
 
middle of the time period for about half of the 
time will
 
eliminate the third order harmonic and shift the 
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8) The required value of the inductance for the same
voltage and power ratings in three level boost 
converter is (L), while the size would be doubled 
with the using of two inductors (2x2L) for the 
interleaved boost converter, on the other hand, the 
inductance would be doubled again (4L) for the 
conventional boost converter [11].
harmonics current to the high frequency region and 
that’s will contribute in reducing the size of magnetics 
due to the small value of the inductor 20 μH which 
produces a small amount of losses. Accordingly, the 
small inductor will effectively reduce the size and weight 
as used just one MOSFET, so the rectifier is not bulky 
any more, and thats reduces the cost of the converter.
Another advantage of this circuit is that the 
snubber circuit is not compulsory because of the 
presence of freewheeling diode. In addition, the design 
 
  
 
 
 
 
 
 
 
is considered as a high efficient
 
design due to minimum 
number and small values of components
 
and simple 
circuit design due to uses single switch.
 
The performance of this circuit has a wide range 
of flexibility
 
because, the output ripple voltage, the input 
PF and THDI
 
can be improved via controlling the values 
of duty cycles of
 
(SW), (L) and (C).
 
From graphical waveforms and tables of results 
analysis
 
for different values of R-load, inductor (L), and 
switching
 
frequency, can be concluded that the 
increasing of inductor
 
value (L) and R-load values is 
required in order to get a
 
constant unity power factor, 
small THDI
 
and high efficiency.
 
VI.
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Abstract—A new design of power factor correction (PFC)
circuit has been presented in this paper. The new proposed circuit
offers a reduced size of (98%) of the conventional PFC inductor
(as the inductor’s value decreased to 10 µH) therefore, the weight
and the cost will be reduced tremendously.
Consequently, the use of a minimum number of passive
components and reducing the amount of magnetics can reduce
the losses and the voltage spikes on the switches. In addition, this
topology can be considered as a snubberless circuit due to the
presence of freewheeling diode which avoids over current issues.
Simultaneously, the optimum values of low total current
harmonic distortion (THDI ), high input power factor (PF), high
efficiency and flexible output ripple voltage can be achieved
when the switches pulses are manage to eliminate the 3rd order
harmonics without needing to use an external control circuit.
This circuit has been designed and investigated using Ltspice-
Simulink program. The optimum values can be concluded from
the simulation results.
Keywords : AC - DC Converter, Active Power factor cor-
rection (APFC), Total Harmonic Distortion (THD).
I. INTRODUCTION
Nowadays, most of the modern electronic devices use some
form of AC to DC power conversion within their architecture
and, these power converters draw pulses of current from the
AC power system which impact negatively on the network
during each half cycle of the supply waveform [1].
The amount of power distortion caused by a single device
(mobile phone for example) may be small, but this amount
increased within a big population excluding other apparatus
that drawing distortion power from the same phase supply,
resulting in a significant amount of distorted current flow and
generation of harmonics. The effect of poor power factor and
harmonics generated by equipments that can be connected to
the public mains network is an issue of concern nowadays [2].
Low power factor can cause serious problems for electric
utility systems, such as lower power capacity, lower efficiency,
interference with communication and control signals, errors in
metering and additional heating [3].
Excessive harmonics, seriously deteriorate the power quality
and efficiency of the power system. At higher power levels
(200 watt and higher), these problems become even more sever
and thus harmonics must be filtered [4].
PFC circuit, can significantly minimize losses and costs
associated with the generation and distribution of the electric
power with significantly improved power quality. Therefore,
PFC circuit is receiving more and more attention these days
because of the widespread use of electrical appliances that
draw non sinusoidal current from the electric power systems
[4].
The need of novel topologies comes as an important issue
in order to introduce a PFC circuit has these specifications:
High power factor rectifier with reduced harmonics at the input
side, high efficiency, reduced size of magnetics, increased
robustness [5].
The essential points regarding each structure of PFC circuit
are: The complexity of design and control, conduction losses,
inductor size, number of components, output voltage gain
(ripple factor) [5].
In addition to reducing the size of the inductor for PFC, the
proposed circuit has a unique advantage which is the ability to
change the ripple value of the output DC current or voltage in
accordance with the input PF and THD values without using
an external control circuit.
In this paper, a new design of PFC converter has been
introduced and presented in Fig. (1). The new design based on
the flexibility of the parameters’ variation which produces low
ripple output voltage, high input PF and low input THDI .
One of the main concerns of the pfc converters for high
power or high voltage applications is the inductor’s volume
and weight, which can affect the converter cost and power
density [6].
The new proposed design, reduces the amount of magnetics
as the new design focuses on eliminating the third order har-
monic current and shifts the harmonics to the high frequency
region, therefore, the value of the inductor has been reduced
more than 98% in comparison with the used inductors in the
conventional boost converters.
The required value of the inductance for the same voltage
and power ratings in the three level boost converter is (L),
while the size would be doubled with the using of two
inductors (2x2L) for the interleaved boost converter and the
inductance would be doubled again (4L) for the conventional
boost converter [6]. The inductor’s value used in the literature
in [7] for 3 kw output power using interleaved boost converter
was (270 µH) which is considered as a half value of conven-
tional boost converters, while the value of inductor (L1) in
the new proposed circuit is (10 µH) for the same power. This
reduction of the inductor’s value will effectively reduce the
size, weight and the cost of the converter.
978-1-5386-3917-7/17/$31.00 c©2017 IEEE
The description of the circuit and operation topology are
described in section (II). Simulation results and assessments
are presented in section (III) followed by a conclusion in
section (IV).
II. OPERATION PRINCIPLES OF THE PROPOSED CIRCUIT
A. Circuit’s Description
The circuit schematic of the new PFC circuit is shown
in Fig. (1), where VS is the input single phase AC source,
which is connected to full bridge rectifier with one free-
wheeling diode (FWD), switch SW1, switch SW2 (represent
power electronic devices e.g. MOSFET) which can be work
in different modes and different switching frequencies, (L)
inductor, C1 main capacitor and small valued capacitor C2
are all connected in parallel with a resistive load.
Fig. 1. New proposed PFC circuit
B. Operation Topology
The new designed circuit can changes the value of the input
power factor (PF), THDI of the source current waveform
and the value of the output ripple load voltage by using two
MOSFETs (SW1 & SW2) and series LC-circuit connected in
parallel with the load and the input supply.
The new circuit has been designed depending on the princi-
ple of dividing the working time of the main capacitor C1 via
switching MOSFET-1 in 50 Hz, but chopped its current into
three regions: ON, OFF, ON and maintaining the duty cycle of
SW1 to works in a fixed time periods. The control of chopping
process of MOSFET-1 has been made simply (without external
complex control circuit) by using two parallel sources work in
different periods (this periods are flexible and easy to change
desirably).
Accordingly, SW1 prevents C1 of working in the (OFF)
time (which is the peak value of the waveform), that will
result in decreasing the effect of C1 on the input current,
eliminates the third order harmonic component and improve
the input PF. At the same time, SW1 will shift all the
harmonics components to high frequency region which reduces
the probability of using bulky low frequency filter (as the
frequency inversely proportion with square of LC), therefore
the design would require less number of components and less
values. Consequently, reduces the size, weight and the cost of
the new designed circuit.
SW2 reduces the effect of the inductor current’s spikes and
reduces the charging time of (IC1) which decreases the losses
and improves the efficiency, at the same time helps to improve
the output waveform and reduce the ripple dc voltage.
C2, is a small value capacitor (and its not compulsory).
The duty of C2 is to suppress the high frequency spikes at the
output load waveform.
The freewheeling diode (FWD) offers a unidirectional way
for (IL), therefore IL will remain on a positive value. Ac-
cordingly, (FWD) prevent the negative part of IL and helps
C1 to act as a snubber circuit in order to prevent VL (which
is the negative value of Vsw2 when SW2 is OFF) to increase
more than rated value of the source voltage, which protects the
circuit in general and specially the MOSFET switches from
being burned because of the high voltage spikes.
III. SIMULATION RESULTS AND ASSESSMENT
The proposed design is shown as an electrical circuit with
VS = 311 Vpeak = 220 Vrms, L = 10 µH, C1 = 1 mF, C2 =
(1 µF) and has been designed and investigated using Lt-spice
simulink program.
Duty cycle of SW1 = 60% in two time intervals. The first
period is (0 ≤ t < t2) = 30% of full period, and the second
period is (t3 ≤ t < 10ms.) = 30% of full period. Duty cycle
of SW2 = 40% with switching frequency fsw2 = 200 KHz.
1) R-load, (L), the duty cycle of SW1 (D1), the switching
frequency of SW2 and (D2) which is the duty cycle
of SW2, are the five main parameters in this circuit
which could be changed in different values in order to
examine the validity of the proposed circuit and find
out the optimum design and values of the parameters
in order to get minimum input THDI , maximum unity
input PF and low output ripple voltage, cost effective,
non bulky, small size converter.
2) Table (I) shows the relationship between different load
values comparing it with fundamental input current I1,
THDI , input PF and main capacitor voltage (VC1),
when L = 10 µH and the duty cycle (D2) of SW2 is
40% and Vout is approximately 309 peak volt.
TABLE I
DIFFERENT LOAD VALUES WITH I1 , THDI , PF AND VC1
Load (Ω) I-1 (A) THD-I(%) PF Vc1(V)
1 211.6 7 0.998 92.5
10 22.6 14 0.99 107
20 11.65 19 0.982 124
50 4.96 31.7 0.953 148
100 2.68 41.8 0.92 165
200 1.53 55.6 0.88 181
500 0.85 84 0.77 197
1000 0.62 110 0.67 205
Power factor has been calculated by using equation in
[8], P.F = 1√
1+(THDI)2
Ih = I1 ∗ THDI
the values of I1 & Ih are essential to calculate the total
source current of the circuit for each case, [9].
It =
√
I21 + I
2
h
The input power is almost 5 KW when R-load = 10 Ω
and I1 = 22.6 A, and the output power is more than 4.9
KW, thus the efficiency is more than 98%.
Fig. 2. Different load values with THDI and VC1
It can be concluded, from table (I) and Fig. (2), that the
value of THDI and capacitor voltage (VC1) directly
proportion with the resistive load value and inversely
with the input power factor.
3) Table (II), shows the relationship between different
inductor values comparing with THDI , input PF and
main capacitor’s voltage Vc1, when R-load = 10 Ω and
D2 = 40%.
TABLE II
DIFFERENT (L) VALUES WITH THDI AND Vc1(V )
L(uH) I-1 (A) THD-I (%) PF Vc1(V)
0.1 28.5 66.2 0.83 231
1 25 40.7 0.926 173
10 22.6 14 0.99 107
20 22.46 12.2 0.992 95
50 22.4 9.5 0.995 95
100 22.3 8.9 0.996 92.6
200 22.33 8.8 0.996 89
500 22.2 8.5 0.996 83.3
1000 22.1 7.5 0.997 78.8
It can be concluded, from table (II) and fig. (3), that
the value of (L) inductor directly proportion with the
input PF value and inversely proportion with the values
of THDI and (VC1).
A value of (L) more than 50 µH, can cause a high VL
due to high fsw2 which causes high diLdt at the same
time, the output voltage ripple will increase with the
increasing of (L).
Fig. 3. Different (L) values with THDI and VC1
4) Table (III), shows the relationship between different duty
cycles of SW2 comparing with THDI , input PF and the
main capacitor voltage (VC1), when R-load = 10 Ω.
TABLE III
VARIABLE DUTY CYCLES FOR SW2 WITH THDI AND VC1
D2(%) I-1 (A) THD-I (%) PF Vc1(V)
10 21.9 3.8 0.999 52.2
20 22.1 7.2 0.997 75.3
30 22.4 10.9 0.994 92.7
40 22.7 14 0.99 107
50 23 18.6 0.983 121.2
60 23.7 28.2 0.963 145.8
70 24.6 37.7 0.936 171.2
80 26 53.6 0.88 197
90 28.4 67.7 0.83 222
Fig. 4. Values of duty cycle for SW2 vs. THDI and VC1
It can be concluded from table (III) and fig. (4) that,
the value of THDI and output voltage (VC1) directly
proportion with the value of D2 and inversely with the
input power factor. From the results, its better to keep
the value of D2 less than 50% in order to get a unity PF
at the input side when (L) is 10 µH and approximately
5 kw output power.
5) Table (IV), shows the relationship between different duty
cycles of SW1 with equal off period from zero to t2 and
from t3 to T2 . These values has been compared with
THDI , input PF and (VC1), for each case when R-load
= 10 Ω and L = 10 µH.
TABLE IV
VARIABLE DUTY CYCLES FOR SW1 WITH THDI AND VC1
D1(%) I-1 THD (%) PF Vc1 (t1-t2)ms
10 21.6 0 1 18.5 0.19-0.5
20 21.8 2.7 0.999 37.3 0.38-1
30 21.9 5.6 0.998 57.3 0.55-1.5
40 22.1 8.4 0.996 73.6 0.72-2
50 22.3 10.9 0.994 93.4 0.86-2.5
60 22.6 14 0.99 107 1 - 3
70 23 17 0.986 121.3 1.1-3.5
80 23.4 19.2 0.982 134.7 1.2-4
90 23.8 21.3 0.98 147.7 1.3-4.5
100 24.3 23 0.97 160 1.4-5
Fig. 5. Values of duty cycle for SW1 vs. THDI and Vout
Its good to keep the value of D1 less than 70% in order
to get a unity PF at the input side when D2 is 40%, and
4.9 KW output load power.
It can be concluded from table (IV) and fig.(5) that, the
value of THDI and (VC1) directly proportion with the
value of D1 and inversely with the input PF.
The value of (t1 − t2) is directly proportion with the
increasing of duty cycle of SW1 and the value of THDI
and inversely with the PF values.
6) Table (5) shows the relationship between different SW2
frequencies comparing it with fundamental input current
I1, THDI , input PF and output voltages (VC1), when
RL = 10Ω, L = 10 µH and the duty cycle (D2) of SW2
is 40% and Vmax. is almost 309 peak volt.
It can be concluded, from table (V) and fig. (6), that
the input PF and output ripple factor directly proportion
with switching frequency of SW2 and inversely with the
value of THDI and capacitor voltage (VC1).
In addition, the table(V) shows that, the optimum value
of fSW2 might be more than 50 Khz, in order to get
a unity PF at the input side when (L) is 10 µH and
approximately 5 kw output power, as the harmonics
increase with low switching frequency.
TABLE V
DIFFERENT LOAD VALUES WITH THDI AND VC1(V )
f-sw2(KHz) I-1 (A) THD-I PF Vc1
5 27.12 62.5 0.85 209.6
10 26 51.4 0.89 191.5
50 23.6 27.2 0.96 144
100 23.1 20 0.98 124.4
150 22.82 16.5 0.986 115
200 22.66 14 0.99 107
250 22.53 13 0.991 102
300 22.53 12.8 0.992 101.3
350 22.52 12.7 0.992 101
400 22.48 12.3 0.992 100.3
500 22.47 12 0.993 99.2
Fig. 6. Different load values with THDI and Vmin.
From the aforementioned tables (I, II, III, IV & V), it’s
easy to find out the optimum values of the proposed
circuit (including fsw2, D1, D2&L) when R-load = 10Ω
which can achieve (0.99) power factor and minimum
magnetics value.
7) Fig. (7) below shows the input source current waveform
(IS) with the different time modes for each cycle:
Fig. 7. The input source current
The FFT spectrum of the source current has been
shown in Fig. (8). The total current harmonic distortion
(THDI ) is 14%, then the input power factor is almost
unity (0.99).The third order harmonic has been elimi-
nated, the 5th and 7th orders are the most predominant
orders due to the switching pattern which turns OFF the
main capacitor (C1) from 3ms. to 7 ms. and the load
was fed by the source.
Fig. 8. FFT Spectrum of the input current
8) For time intervals t1 ≤ t < t2 and t3 ≤ t < t4
(which represent the 2nd and 6th modes), the equation
of inductor’s voltage is:
VL = L
diL
dt =
L.diL.fsw2
D
(D2) is the duty cycle of SW2 and because of the
switching frequency of SW2 (fsw2) is (200 KHz),
therefore VL would be a very large value at this moment.
Consequently, VL may be reason of huge spikes on
SW1’s terminals and may burn the switch. However,
the value of VL can kept small and less than the rated
voltage because (L) value is very small (10 µH) and thats
will decrease inductor voltage tremendously.
9) For whatever reason, if the designer needs to use a high
value of (L) then the value of VL would be high again
with the presence of high frequency switching of SW2
because of the high change in didt .
For this situation, a snubber circuit could be proposed
as a solution to suppress the high frequency spikes
and to protect the MOSFET switch. However in this
circuit, the main capacitor (C1) would act as a snubber
circuit because of the existence of the freewheeling
diode (FWD), which make VC1 charge in the negative
value of VL and prevent high voltage on th SW1 when
its in open status.
10) The waveform of the main capacitor’s voltage (VC1)
looks concave when its charging when t1 < t ≤ t2
while it looks convex shape when t3 < t ≤ t4.
The interpretation for this phenomenon is as follows:
∵ IC1 = C1 dVC1dt ⇒ ∴ VC1 = 1C1
∫
IC1(t)dt
The original waveform of IC1(t) is a sine wave:
IC1(t) = IC1 sin(wt)
VC1 =
1
C1
∫
IC1(t)dt
For: t1 < t ≤ t2
VC1 =
1
C1
∫ 180t2
0.01
180t1
0.01
IC1(t)dt
VC1 =
IC1
C1
∫ 180t2
0.01
180t1
0.01
sin(wt)dwt
VC1 =
IC1
C1
[
− cos(wt)
]∣∣∣
180t2
0.01
180t1
0.01
The waveform is a concave shape at this time period.
For: t3 < t ≤ t4
VC1 =
1
C1
∫ 180t4
0.01
180t3
0.01
IC1(t)dt
VC1 =
IC1
C1
∫ 180t4
0.01
180t3
0.01
sin(wt)dwt
VC1 =
IC1
C1
[
− cos(wt)
]∣∣∣
180t4
0.01
180t3
0.01
The waveform is in a convex shape at this period.
Obviously, the integral of different phase angles results
in a different part of the (-cos) waveform shape and
that’s explain the reason of being VC1 in different
wave shapes in these two periods in spite of they both
represent the charge period for C1.
The same interpretation is valid for the shape of VL
waveform because C1 and L in series so IC1 is equal
to IL.
IC1(t) = IL(t) = IC1 sin(wt)
VL(t) =
diL
dt = L.IC1 cos(wt)
The output load voltage Vout is shown in fig. (9).
Vout which is VC2 swings between Vmax. and Vmin..
Fig. 9. Output Voltage VC2 and VC1 waveforms
Vx which is the higher value of the minimum output
voltage is corresponds with t4, while Vy which is the
lower value of the minimum output voltage is corre-
sponds with t1.
The length of the slope line (Vx−Vy) changes with the
value of D2 as seen in the simulation’s result.
11) Other important aspect to be investigated in this circuit,
is the size of the inductor. The required value of the
inductance for the same voltage and power ratings in the
three level boost converter is (L), while the size would be
doubled with the using of two inductors (2x2L) for the
interleaved boost converter and the inductance would be
doubled again (4L) for the conventional boost converter
[6].
The inductor’s value used in the literature in [7] for
3 kw output power using interleaved boost converter
was (270 µH), while the value of inductor (L) in the
new proposed circuit is (10 µH) for the same power.
This reduction of the inductor’s value will effectively
contribute in reducing the size, weight and the cost of
the converter.
12) Another important advantage of this design, is that the
inductor’s current is not related to the value of source
voltage (except in the 2nd and 6th mode) as usual, this
attribute can gives the designer a big tolerance to reduce
the value of (L) into few micro henres and avoid high
VL values.
13) The inductor’s current IL in 4th and 8th modes is in
discontinuous conduction mode (because of the parasitic
resonance) which could causes high reverse inductor
voltage VL because of the very high didt . However,
as shown in Fig. (10), the inductor voltage does not
increases more than 140 VP−P in spite of that the source
voltage is 311VP−P , because of the small value of (L).
Fig. 10. The waveform of VL
14) The internal capacitance of the diodes combines with
stray inductance and form a resonant circuit called
parasitic resonant. Many methods are existing in order to
attenuate this resonance, but most of them had some bad
effects on the performance of the circuit like controlling
the rise time which reduces the power efficiency [10], or
adding a damper circuit or using clamping diodes and
that requires additional components and add complexity
to the design [11].
15) Fig. (11), shows the inductor current (IL), which is
at the same time, the capacitor current (IC1) (because
(L) is connected in series with C1) with the pulses of
SW1 when VS = 220 Vrms, R-load = 10 Ω. The power
delivered to the load is about 5 kw, THDI = 14% and
input PF = 0.99.
Fig. 11. IL with SW1 pulses
16) The main inductor (L) is acting as a choke or current
limiter due to the high negative value of VL as its in
counter direction of capacitor voltage VC1.
The inductor, charges in the time period t1 ≤ t < t2
because VS >VC1. On the other hand, for the time
periodt2 ≤ t < t3, IL is zero because (L) and C1 are
reverse biased. While, for the time period t3 ≤ t < t4,
inductor (L) discharges as a positive current because VS
>VC1.
However, for time period t4 ≤ t < t1 of the next period,
(L) discharges as a negative current because VC1 >VS
and the R-load would be fed by IL which is the same
capacitor’s current (IC1 = IL).
It is required to separate all the operation modes into
their time intervals, in order to understand the full func-
tion of (IL). Full time period (T) for output waveform is
10 msec, because the frequency is 100 Hz for full wave
bridge rectifier.
IL =



Vout
R − IC2 0 < t ≤ t1
t1 < t ≤ t2
Is − IC2 − VoutR S2-ON < t ≤ S2-OFF
C1
dVC1
dt S2-OFF < t ≤ td
I0. cos(wrt) td < t ≤ S2-ON
Zero t2 < t ≤ t3
t3 < t ≤ t4
Is − IC2 − VoutR S2-ON < t ≤ S2-OFF
C1
dVC1
dt S2-OFF < t ≤ td
I0. cos(wrt) td < t ≤ S2-ON
Vout
R − IC2 t4 < t ≤ 10
In order to fully understand the performance of the
circuit, the same process of piecewise equations might
be applied on (VC1) and (Vout) which are the voltages
of C1 and C2 respectively.
VC1 =



VC2 − VL 0 < t ≤ t1
t1 < t ≤ t2
VC2 − VL S2-ON < t ≤ S2-OFF
VC2 + VL − VD6 S2-OFF < t ≤ td
VC2 − VL − VD6 td < t ≤ S2-ON
Constant value t2 < t ≤ t3
t3 < t ≤ t4
VC2 − VL S2-ON < t ≤ S2-OFF
VC2 + VL − VD6 S2-OFF < t ≤ td
VC2 − VL − VD6 td < t ≤ S2-ON
VC2 − VL t4 < t ≤ 10
VC2 =



VC1 + VL 0 < t ≤ t1
t1 < t ≤ t2
VC1 + VL S2-ON < t ≤ S2-OFF
VC1 − VL + VD6 S2-OFF < t ≤ td
VC1 + VL + VD6 td < t ≤ S2-ON
VS t2 < t ≤ t3
t3 < t ≤ t4
VC1 + VL S2-ON < t ≤ S2-OFF
VC1 − VL + VD6 S2-OFF < t ≤ td
VC1 + VL + VD6 td < t ≤ S2-ON
VC1 + VL t4 < t ≤ 10
The piecewise equations above illustrate the relationship
between inductor current IL, capacitor voltage VC1 and
output voltage VC2 with the different parameters of
the circuit which can change the design of the circuit
according to the desired results.
IV. CONCLUSION
This paper presents a new topology of ac/dc PFC circuit.
The results of the simulation proved the validity of the new
proposed design and has the ability to deliver a controlled
output current or voltage and reduce THD at the source side
to 14% with almost unity (0.99) input PF.
The novel style of switching SW1 depended on decreasing
the operation time of the main capacitor (C1) into 60% or
less of each cycle in respectively (ON-OFF-ON) pattern. This
pattern prevented (C1) from drawing the source current at the
peak of the period (which is the main reason of the non
sinusoidal current). Consequently, the third order harmonic
would be eliminated successfully and the PF improved.
Furthermore, the harmonics current would be shifted to the
high frequency region which reduces the size of used filter and
reduces the value of the main inductor to 10 µH which is (2%)
of the size of the inductor used in the conventional boost PFC
(540 µH). The decreasing of the inductor size would decrease
the produced losses. Accordingly, the new design will reduce
the size, weight, and the cost of the converter tremendously.
The new circuit has many additional advantages, like the
simplicity as it is a snubberless circuit (due to the use of
freewheeling diode), and does not require an external control
circuit.
Finally, this design gives the ability to the users to change
the value of the output ripple flexibly in compromising with
the input PF and THD values.
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Abstract—This article presents a new design of active power
factor correction (APFC) circuit that can be used in single phase
rectifiers. The proposed circuit provides almost a unity input
power factor (PF) which contributes significantly in reduction of
the total current harmonic distortion (THDI ) as it eliminates the
third harmonic component effectively from the input current.
The most important attribute of this circuit is the small size
and numbers of components (one switch, small size (L & C) and
a diode), which have been designed to get a unity PF at the AC
source side. Therefore, the new circuit is cheaper, smaller size
and lighter than other conventional PFC circuits.
In addition, the new proposed circuit is a snubber-less and
uses reasonably low switching frequency which reduces switching
losses and increases efficiency. The circuit has been designed and
simulated using Lt-spie simulink program.
Keywords : Active power factor correction (APFC), AC -
DC Converter, Total Harmonic Distortion (THD).
I. INTRODUCTION
Single phase AC - DC rectifiers with a large electrolytic
capacitor are commonly used for manufacturer and business
issues. The main purpose to use diode rectifiers is to operate
the switching power supply in data processing apparatus and
to operate low power motor drive systems [1].
The large capacitor draws current in short pulses, which
brings in a lot of problems including decreasing in the avail-
able power, increasing losses and reduction of the efficiency. In
the conventional way of design, the capacitor voltage preserves
the peak voltage of the input sine wave until the next peak
comes along to recharge it [2].
The only way to recharge the capacitor is drawing the
current from the input source at the peaks of the source
waveform as a long pulse which includes an adequate amount
of energy to nourish the load until the next peak. This is
happens when the capacitor draws a large charge during short
time, after the slowly discharge of the capacitor into the
load. Therefore, the capacitor’s current draws 5 to 10 times
of the average current in 10% or 20% of the cycle period.
Consequently, the source current has narrow and long pulses
and the effective (r.m.s.) value increases [3].
Customers with a large number of nonlinear loads also
have large neutral current rich in third harmonics current.In
order to increase the PF, decrease the losses and save the
energy, then the input current harmonics (specially the third
order harmonic) have to be eliminated. Several methods and
techniques have been proposed to solve the problem of a poor
power factor, which can be classified as active and passive
methods [4].
Passive PFC circuits are generally simple, fewer compo-
nents, smaller size and easy to design for small rating power
(less than 200 watt). However, its bulky and not economical
for large power ratings and the input power factor is (0.6 -
0.7) and THD = 150% in best conditions without using big
size elements [5].
Active PFC circuits, can considerably diminish losses and
costs associated with the generation and distribution of the
electric power and significantly improved power quality.
Therefore, APFC circuits are receiving more and more atten-
tion these days because of the widespread use of electrical
appliances that draw non sinusoidal current from the electric
power systems . However, APFC requires additional, more
expensive and complex components [6].
In this paper, a new design of PFC converter has been
introduced and presented in Fig. (1). The new design is
depending on the flexibility of the parameters’ variation which
produces low harmonics, high input PF and efficiency.
The new proposed design, reduces the required number of
components and decreases the value of the inductor more
than 96% of the inductors used in conventional boost PFC
circuits, because the new proposed design focuses on shifting
the harmonics components to the high frequency region and
consequently eliminating the third order harmonic current,
therefore the cost, the weight and the size of the new circuit
will be reduced hugely.
The description of the circuit, operation topology, control
circuit and operation stages are described in section (II). The
discussion of simulation results and assessment are presented
in section (III), followed by an over all conclusion in section
(IV).
II. OPERATION PRINCIPLES AND ANALYSIS OF THE
PROPOSED CIRCUIT
A. Circuit’s Description
The schematic circuit of the new proposed PFC circuit is
shown below in Fig. (1).
(VS) is the input DC source (represents AC single phase
connected to full bridge rectifier), connected in parallel with
LC resonant branch and MOSFET switch (SW) in parallel
with the load. A control circuit has been designed in order to
control the switching process.
978-1-5386-3917-7/17/$31.00 c©2017 IEEE
Fig. 1: New proposed APFC circuit
B. Operation Topology
The new proposed circuit has the ability to control the
working period of the capacitor. Consequently, the value of
the input power factor, THDI of the source current waveform
and the value of the output ripple voltage can be controlled as
well through using one switching devices.
The principle of this design is depending on the distributing
of the working time intervals of the capacitor into two regions,
at the beginning (0 - t1) and at the end (t4 − π) via using
control circuit. This smart switching pattern would eliminates
the third order harmonic component and improves the input
PF as the 3rd order is the most significant component in single
phase systems.
This design uses a minimum number of components and
minimum values of (L) & (C) as capacitor turned off on the
middle of each cycle, which shift the harmonics components
to higher frequencies. consequently, reduces the size and the
cost of the new proposed circuit.
This circuit is snubber-less circuit, because the freewheeling
diode (FWD) presents an alternative path for the discharge
current of inductor (IL), so can the capacitor keep charged.
Accordingly, (FWD) can avoids the negative part of IL and
helps (C) to act as a snubber circuit in order to prevent the
inductor’s voltage (VL) to increase more than rated value of
the source voltage, in this way (C) will protect the MOSFET
switch from being burned in the effect of the high voltage
spikes which may happened without the FWD.
C. Control circuit
A simple designed control circuit, as shown in Fig. (2) has
been investigated in order to derive the MOSFET switch and
control the switching frequency and duty cycle.
Briefly, the circuit consists of a dual input comparator which
compares two signals(the first signal is the output of full wave
rectifier and the second is a dc voltage source). The output of
the comparator, which is a square wave, would be combine
in a logic (and gate) circuit with a triangular waveform in 20
KHz frequency. the output of and gate will go directly to the
gate of the MOSFET switch.
Fig. 2: Control circuit
D. Operation stages
1) First mode: This mode describes the time period 0 ≤ t <
t1, when VC >VS . SW-ON/OFF, while t1 is the moment
when VS is equal or bigger than VC . The circuit shown
in Fig. (3-a), illustrates the path of the current at this
mode:
(a) 1st & 9th mode (b) 2nd & 6th mode
(c) 3rd & 7th mode (d) 4th, 5th & 8th mode
Fig. 3: Circuit diagram in different time modes
(C & L) are discharging and feed the load.
IC = C
dVC
dt = IL = ILoad =
Vout
R
because L, C and the load are series in this mode.
∴ VLoad = Vout = VC + VL
∵ VL = LdiLdt , then the value of VL is approximately
zero because the value of L1 is very small (few micro
henres). ∴ Vout ≈ VC
2) Second mode: For the time period t1 ≤ t < t2, when
VS >VC1, and SW is ON. t2, is the moment when the
pulses turns off. The circuit shown above in Fig. (3-b),
the bold line illustrates the active path at this mode.
In this mode, the load, C & L are all connected to the
source and charging with frequency pulses (20 KHz), as
a result, high values and short time current spikes appear
on the input current waveform because of the capacitor
current. VS = VLoad = Vout
VS = VC + VL = VC + L.
diL
dt IS = IC + ILoad =
C.dVCdt + ILoad
3) Third mode: For the time period t1 ≤ t < t2, when
VS >VC1. This mode covers the interval time from
switching OFF moment until (td) ms. td is the moment
when IL or IC discharge to zero ampere for each pulse.
The circuit is shown above in Fig. (3-c).
At this mode, (L) discharges its current to (C) until being
zero (at the td moment), while the inductor voltage VL
is equal to VC and remains charged. This topology dose
not require a snubber circuit as VL has been prevented.
∵ VL = VC & IL = IC = C dVCdt ∴ XL = XC
2πfL = 12πfC ∴ fr =
1
2π
√
LC
= 1.59KHz
fr is the resonance frequency.
At this mode, the load is fed by the source.
VL = L
diL
dt = VC
IS = ILoad =
Vout
R
4) Fourth mode: For the time period t1 ≤ t < t2, when VS
>VC , SW is OFF (from (td) until the next ON-pulse).
The bold line in the circuit shown above in Fig. (3-d),
clarifies the source current’s path.
At this mode, the inductor current IL supposed to
remain zero amp. However, the internal capacitance of
the diodes combines with stray inductance which form
resonant circuit called parasitic resonant. Due to this
parasitic resonance, a sinusoidal current can flow into
the inductor L1 in a very high frequency (about 1.54
MHz) called self resonant (or parasitic) frequency (fp).
At the same time, VL follows IL waveform and oscillate
around zero. as shown in Fig. (4):
VC remains charged and considered as a constant value
due to the value of IC which is approximately zero, then
the value of dVCdt is very small value.
IL = I0. cos(wp.t)
wp = 2πfp ≈ 9.5 M rad/sec.
I0 is approximately 0.5 Amp. For ideal conditions, the
internal capacitance of diodes is zero, therefore the
parasitic resonance and I0 can considered as zero amp.
Practically, a damper circuit (R = 5Ω & C = 1 nF) can
be connected in parallel with the freewheeling diode
in order to eliminate the resonance current (I0) totally,
Fig. 4: IL & IS in the 2nd, 3rd & 4th modes
however, 0.1 % of power losses can be increased in the
circuit as a circuit of 3 kw output power, has only 3 watt
losses in the damper circuit which is negligible. The
modes (2,3,4) are repeating every ON/OFF switching
pulse of SW.
5) Fifth mode: For the time period t2 ≤ t < t3, when
pulses are ON/OFF. t3 is the moment when SW turns
OFF. The circuit shown in Fig. (3-d), illustrates the
active path of current at this mode:
Due to VS >VC , therefore C and L are considered as
disconnected (open circuit), because they are reverse
biased when SW is OFF and and FWD is reverse biased.
Therefore, C and L are neither charging nor discharging,
then IL = IC = Zero, VL = Zero but VC is a constant
value.
6) Sixth mode: For the time period t3 ≤ t < t4, when VS
>VC , SW is ON. t4 is the moment when VC is greater
than VS . The circuit is shown in Fig. (3-b).
At this mode, C and L are charging and the load is fed
by the source. All the derived equations in the 2nd mode
are valid for this mode.
7) Seventh mode: For the time period t3 ≤ t < t4, when
VS >VC . The circuit is shown in Fig. (3-c).
At this mode, C is charging while VL is equal to VC
until L fully discharges its current into zero ampere at
the time of (td).
All the derived equations in the 3rd mode are valid for
this mode.
8) Eighth mode: For the time period t3 ≤ t < t4, when
VS >VC1, SW is OFF, for period (td) until the next
ON-pulse for SW2. The circuit is shown in Fig. (3-d).
VC still charged and slightly charging but approximately
constant due to very small dVCdt .
VC1 remains charged and considered as a constant value
due to the value of IC1 is approximately zero, then the
value of dVC1dt would be very small.
IL1 = I0. cos(wp.t)
wp = 2πfp ≈ 9.5 M rad/sec.
The modes (6,7,8) repeat themselves every ON/OFF
switching of the MOSFET.
9) Ninth mode: For the time period t4 ≤ t < 10 ms., when
VC >VS . SW-ON/OFF , the circuit is shown above in
Fig. (3-a).
L & C are discharging while the R-load is fed by the
main capacitor.
∴ IL = VoutR
VLoad = Vout = VC + VL
All the derived equations in the first mode are valid for
this mode.
III. SIMULATION RESULTS AND ASSESSMENT
1) An electrical circuit with VS = 311 Vpeak = 220 Vrms,
L = 20 µH, C = 0.5 mF and MOSFET switch works in
fsw = 20 Khz controlled by a control circuit, has been
designed and investigated by using Lt-spice simulink
program.
2) R-load, inductor (L) and switching frequency of the
MOSFET, are three main parameters in this circuit
which could be changed in different values in order to
find out the optimum design and parameters values in
order to get low input THDI , unity input PF, high effi-
ciency, cheap, not bulky, small size and light converter
.
3) Table (I) shows the relationship between different load
values comparing it with fundamental input current Pin,
Pout, η, THDI and input PF when L = 20 µH and the
switching frequency (fsw) is 20 Khz.
TABLE I: Different load values with THDI , PF & η
R(Ω) Pin(W) Pout (W) η (%) THD(%) PF
1 46354.5 44260 95.48 5 0.999
10 4920.2 4851.5 98.6 11.6 0.994
20 2506 2473 98.68 17 0.986
50 1038 1021 98.36 28.4 0.96
100 543.48 525 96.6 37 0.938
200 292.68 269.6 92.1 52.4 0.886
500 141 110.75 78.55 83.2 0.77
1000 90.2 56.1 62.2 111.7 0.667
Power factor has been calculated by using equation in
[7], P.F = 1√
1+(THDI)2
It =
√
I21 + I
2
h
The total input power, has been calculated via below
equation [8] :
Pin = Vt.It.PF
The maximum efficiency is 98.68% when input power
is 2.5 kw when R-load = 20 Ω and (L) is 20 µH.
Fig. 5: Different load values with PF and η
It can be concluded, from table (I) and Fig. (5) that the
values of (η) and input PF, inversely proportion with the
increasing of the load value.
4) Table (II) shows the relationship between different in-
ductor values comparing with with Pin, Pout, η and
input PF, when R-load = 20 Ω and fsw = 20 Khz.
TABLE II: Different (L) values with THDI , PF & η
L(uH) Pin(W) Pout (W) η (%) THD(%) PF
1 2854.9 2679.4 93.86 55 0.876
10 2557.5 2510 98.1 24 0.972
20 2506 2473 98.68 17 0.986
50 2456 2434 99.1 10.5 0.994
100 2434.38 2415.5 99.2 7.2 0.997
200 2420.48 2403.7 99.3 4.9 0.999
500 2412 2395 99.3 3.5 0.999
1000 2407.3 2391.8 99.36 2.5 0.999
It can be concluded, from table (II) and Fig. (6) below,
that the value of η and PF, directly proportion with the
increasing of inductor value.
Fig. 6: Different (L) values with PF and η
5) Table (III) shows the relationship between different
switching frequencies of MOSFET comparing with Pin,
Pout, η and input PF when R-load = 20 Ω and (L) is
20 µH.
TABLE III: Variable (D) for (SW) with THDI , PF & η
fsw(K) Pin(W) Pout (W) η (%) THD(%) PF
5 2641 2574.8 97.5 33 0.95
10 2561 2515 98.2 23.8 0.973
20 2506 2473 98.68 17 0.986
50 2456.3 2434.2 99.1 10.6 0.994
100 2437.3 2415.8 99.1 7.6 0.997
200 2418.9 2405 99.4 5.6 0.998
500 2415 2397.2 99.2 3.9 0.999
1000 2414.8 2396.2 99.2 3.7 0.999
It can be concluded from table (III) and Fig. (7) that,
the value of η and PF directly proportion with the value
of fsw.
Fig. 7: Different fsw values with PF and η
It can be concluded that, fsw can be kept around (10 -
20) KHz in order to get approximately unity PF (0.98) at
the input AC side when (L) is 20 µH for 2.5 kw output
power.
6) The input source current waveform (IS) is shown below
in Fig.(8) with nine time modes:
Fig. 8: The input source current
Fig. (9), shows the FFT spectrum of the input source
current. The total current harmonic distortion (THDI ) is
17%, then the input power factor is almost unity (0.986).
Fig. 9: FFT Spectrum of the input current
As it is shown in Fig. (9), the third order harmonic
is not exist at the input current waveform, and the
only harmonic orders shown are the 5th and 7th order
harmonics. This is because (C) was OFF at the middle
of the waveform (t2 − t3) and the load was fed by the
source.
7) In the case of the absence of freewheeling diode in
the time intervals t1 ≤ t < t2 and t3 ≤ t < t4
(which represent the 2nd and 6th modes), the equation
of inductor’s voltage is:
VL = L
diL
dt =
L.diL.fsw
D
(D) is the duty cycle of (SW) and because of the switch-
ing frequency (fsw) is (20 KHz), therefore VL would be
a very large value at this moment. Consequently, VL may
be a reason for huge spikes on MOSFET’s terminals and
may burn the switch.
8) Generally, in this situation a snubber circuit would be
proposed as a solution to suppress the high frequency
spikes and to protect the MOSFET switch. However
in this circuit, the main capacitor (C) would be act
as a snubber circuit because of the existence of the
freewheeling diode (FWD), which makes VC charges
on the negative value of VL and prevent high voltage
on the terminals of the MOSFET when its in open the
status.
9) The required value of the inductance for the same
voltage and power ratings in three level boost converter
is (L), while the size would be doubled with the using of
two inductors (2x2L) for the interleaved boost converter,
on the other hand, the inductance would be doubled
again (4L) for the conventional boost converter [9].
The inductor’s value used in the literature in [10] for a
(3 kw) output power using interleaved boost converter
was (270 µH), while the value of inductor (L) in the new
proposed circuit is (20 µH) for the same power ratings.
This reduction of the inductor’s value will effectively
contribute in reducing the size, weight and the cost of
the converter.
10) One of the significant features of this design, is that the
inductor’s current is not related to the value of source
voltage (except in the 2nd and 6th mode) as usually
happens in PFC circuits. This advantage can be utilized
in order to reduce the value of (L) into few microhenrys
and avoid high VL values. Consequently, can reduce the
size, weight and the cost effectively.
11) Practically, the internal capacitor of the used diodes
in the circuit would combine with the stray inductors
and compose a parasitic resonant frequency (fp). In
order to get rid of the bad effects of (fp), the rising
time (tr) or the falling time (tf ) can be changed, or
alternatively a damper circuit can be added to the circuit
or using clamping diodes and that’s require additional
components and complex design [11].
12) The inductor works like a proper choke or current limiter
due to the high negative value of inductor voltage (VL)
as its in counter direction of capacitor voltage (VC).
(L) charges in the time period t1 ≤ t < t2 because VS
>VC . On the other hand, for the time periodt2 ≤ t < t3,
IL is zero because L and C are reverse biased. While,
for the time period t3 ≤ t < t4, (L) discharges as a
positive current because VS >VC .
However, for time period t4 ≤ t < t1 of the next period,
L discharges as a negative current because VC >VS
and the R-load would be fed by IL which is the same
capacitor’s current (IC = IL).
IV. CONCLUSION
According to the simulation’s results, the new proposed
PFC circuit was able to reduce the THDI to 17% with a
unity power factor (0.986) at the input side and increases the
efficiency to 98.68%.
The topology of reducing the conduction time of the main
capacitor via dividing the waveform into three regions ON-
OFF-ON, can improve the efficiency, the input PF and reduce
the THDI at the input side.
In addition, preventing the capacitor (C) from work in the
middle of the time period for about half of the time will
eliminate the third order harmonic and shift the harmonics
current to the high frequency region and that’s will contribute
in reducing the size of magnetics due to the small value of
the inductor 20 µH which produces a small amount of losses.
Accordingly, the small inductor will effectively reduce the size
and weight as used just one MOSFET, so the rectifier is not
bulky any more, and thats reduces the cost of the converter.
Another advantage of this circuit is that the snubber circuit
is not compulsory because of the presence of freewheeling
diode. In addition, the design is considered as a high efficient
design due to minimum number and small values of compo-
nents and simple circuit design due to uses single switch.
The performance of this circuit has a wide range of flexibil-
ity because, the output ripple voltage, the input PF and THDI
can be improved via controlling the values of duty cycles of
(SW), (L) and (C).
From graphical waveforms and tables of results analysis
for different values of R-load, inductor (L), and switching
frequency, can be concluded that the increasing of inductor
value (L) and R-load values is required in order to get a
constant unity power factor, small THDI and high efficiency.
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Appendix C
Mathematical Analysis of
Harmonics Source Current For
APFC
Fourier analysis is the process of converting time domain waveforms into their
frequency components. The input source current IS(t) is a periodic waveform;
therefore, the Fourier series has considered as the optimum way to analyze and
nd the frequency spectrum of this waveform in order to calculate the harmonics
amount and nd out which harmonics are the important ones, then the lter can
be designed for that specic harmonic. Consequently, the optimum power factor
and RLC component values can be obtained for the proposed circuit.
The Fourier series of a periodic function x(t) has the expression:
F (t) = a0 +
m∑
n=1
(an cos(nωt) + bn sin(nωt)) (C.1)
where, F (t) is the Fourier series function of IS(t) and (ω = 2πf).
a0, an and bn are amplitude coecients of Fourier series and they are given by the
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following equations:
a0 =
1
T
∫ T
0
IS(t)dt (C.2)
an =
2
T
∫ T
0
IS(t) cos(nωt)dt (C.3)
bn =
2
T
∫ T
0
IS(t) sin(nωt)dt (C.4)
The representation of the frequency components as rotating vectors in the complex
plane gives a geometrical interpretation of the relationship between waveforms in
the time and frequency domains. The complex form of the Fourier series is:
Cn = an + j.bn (C.5)
∴ f(t) =
∞∑
0
Cne
jnωt (C.6)
∴ Cn =
2
T
∫ T
0
f(t)e−jnωtdt (C.7)
The circuit schematic of the newly proposed PFC circuit is shown in gure C.1,
and was explained in details in chapter (3).
In this case, f(t) is the source current which is shown below in gure C.2:
The input source current IS(t) is divided into nine intervals and the piecewise
equation is equal to the following succession segments over the full period from 0
→ T interval. (T = 0.02 sec.)
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Figure C.1: New proposed PFC circuit
Figure C.2: Full cycle of source current
IS =



Zero 0 < t ≤ t1
VS
R
. sin(ωt) + IC1.
(t−t1)
(t2−t1) t1 < t ≤ t2
VS
R
. sin(ωt) t2 < t ≤ t3
VS
R
. sin(ωt) + IC1 − IC1. (t−t3)(t4−t3) t3 < t ≤ t4
Zero t4 < t ≤ t1 + T2
VS
R
. sin(ωt)− IC1. t−(t1+
T
2
)
(t2−t1) t1 +
T
2
< t ≤ t2 + T2
VS
R
. sin(ωt) t2 +
T
2
< t ≤ t3 + T2
VS
R
. sin(ωt)− (IC1 − IC1. t−(t3+
T
2
)
(t4−t3) ) t3 +
T
2
< t ≤ t4 + T2
Zero t4 + T2 < t ≤ T
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The linear equation of (IC1) in the second interval can be calculated by using the
line equation: y = mx + b.
where: y = IL, x = t, (m) is the tangent of the line =
y
x
= dic1
dt
= IC1
t2−t1 .
and b = Zero (DC shift)
∴ IC1(t) = IC1 tt2−t1 .
∵ a0 =
1
T
∫ T
0
IS(t)dt (C.8)
a0 =
1
T
[ ∫ t1
0
IS(t) +
∫ t2
t1
IS(t) +
∫ t3
t2
IS(t) +
∫ t4
t3
IS(t) +
∫ t1+T2
t4
IS(t)
+
∫ t2+T2
t1+
T
2
IS(t) +
∫ t3+T2
t2+
T
2
IS(t) +
∫ t4+T2
t3+
T
2
IS(t) +
∫ T
t4+
T
2
IS(t)
]
dt
∴ a0 =
1
T
[∫ t1
0
Zero+
∫ t2
t1
[VS
R
. sin(ωt) + IC1.
(t− t1)
(t2 − t1)
]
dt+
∫ t3
t2
VS
R
. sin(ωt)dt
+
∫ t4
t3
[VS
R
. sin(ωt) + IC1.
(t4 − t)
(t4 − t3)
]
dt+
∫ t1+T2
t4
Zero+
∫ t2+T2
t1+
T
2
[VS
R
. sin(ωt)
− IC1
(t− t1 − T2 )
(t2 − t1)
]
dt+
∫ t3+T2
t2+
T
2
VS
R
. sin(ωt)dt+
∫ t4+T2
t3+
T
2
[VS
R
. sin(ωt)
− IC1.
(t4 +
T
2
− t)
(t4 − t3)
]
dt+
∫ T
t4+
T
2
Zero
]
= Zero
(C.9)
(a0) equal to zero, because it is the mean value of the function (electrically is the
DC component). Mathematically, is the average value of the area under the curve
of the input current, and as the two periods of operational modes are symmetrical
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above (for +ve cycle) and below (for -ve cycle) the horizontal axis of time domain
over the periodic interval of T, then the value of a0 equals to zero.
Cn =
2
T
∫ T
0
IS(t).e
−jnωtdt =
2
T
[∫ t2
t1
[VS
R
. sin(ωt) + IC1.
(t− t1)
(t2 − t1)
]
.e−jnωtdt
+
∫ t3
t2
VS
R
. sin(ωt).e−jnωtdt+
∫ t4
t3
[VS
R
. sin(ωt) + IC1.
(t4 − t)
(t4 − t3)
]
.e−jnωtdt
+
∫ t2+T2
t1+
T
2
[VS
R
. sin(ωt)− IC1
(t− t1 − T2 )
(t2 − t1)
]
.e−jnωtdt+
∫ t3+T2
t2+
T
2
VS
R
. sin(ωt).e−jnωtdt
+
∫ t4+T2
t3+
T
2
[VS
R
. sin(ωt)− IC1.
(t4 +
T
2
− t)
(t4 − t3)
]
.e−jnωtdt
]
Cn =
2
T
[
VS
R
[ ∫ t4
t1
sin(ωt).e−jnωtdt+
∫ t4+T2
t1+
T
2
sin(ωt).e−jnωtdt
]
+ IC1.
[ ∫ t2
t1
(t− t1)
(t2 − t1)
.e−jnωtdt−
∫ t2+T2
t1+
T
2
(t− t1 − T2 )
(t2 − t1)
.e−jnωtdt
+
∫ t4
t3
(t4 − t)
(t4 − t3)
.e−jnωtdt−
∫ t4+T2
t3+
T
2
(t4 +
T
2
− t)
(t4 − t3)
.e−jnωt
]
dt
]
In order to simplify the solution of the equation of Cn, each integral function
would be represented by a dierent letters, and then each integral would be solved
separately.
∴ Cn =
2
T
[
VS
R
[
A1 +B1
]
+ IC1
[
A2 − B2 + A3 − B3
]]
(C.10)
A1 =
∫ t4
t1
sin(ωt).e−jnωtdt
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A1 = e
−jnωt.
cos(ωt) + jn sin(ωt)
(n− 1)(n+ 1)ω
∣∣∣∣∣
t4
t1
A1 =
1
(n2 − 1)ω
[
e−jnωt4 .(cos(ωt4) + jn sin(ωt4))− e−jnωt1 .(cos(ωt1) + jn sin(ωt1))
]
(C.11)
However, when n=1, the result ofA1 is innity. Therefore, (n) could be substituted
by (1) before the integration process happened, as A1 is A1n when (n=1):
A1n =
∫ t4
t1
sin(ωt).e−jωtdt
A1n =
−jt
2
− e
−2jωt
4ω
∣∣∣∣∣
t4
t1
A1n =
−jt4
2
− e
−2jωt4
4ω
+
jt1
2
+
e−2jωt1
4ω
A1n =
j
2
(t1 − t4) +
1
4ω
(e−2jωt1 − e−2jωt4) (C.12)
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B1 =
∫ t4+T2
t1+
T
2
sin(ωt).e−jnωtdt
(B1)&(B1n) can be calculated in the same way:
B1 =
1
(n2 − 1)ω
[
e−jnω(t4+
T
2
).(cos(ω(t4 +
T
2
)) + jn sin(ω(t4 +
T
2
)))
− e−jnω(t1+T2 ).(cos(ω(t1 +
T
2
)) + jn sin(ω(t1 +
T
2
)))
]
(C.13)
B1n =
j
2
(t1 − t4)−
1
4ω
(e−2jω(t1+
T
2
) − e−2jω(t4+T2 )) (C.14)
A2 =
∫ t2
t1
(t− t1)
(t2 − t1)
.e−jnωtdt
A2 =
1
(t2 − t1)
∫ t2
t1
[
t.e−jnωt − t1.e−jnωt
]
dt
A2 =
1
(t2 − t1)
[e−jnωt(1 + jnωt)
n2.ω2
− e
−jnωt.jt1
n.ω
]∣∣∣∣∣
t2
t1
269
Chapter: C Section: C.0
A2 =
[e−jnωt + jnωt.e−jnωt − jnωt1.e−jnωt
(t2 − t1)n2.ω2
]∣∣∣∣∣
t2
t1
A2 =
[ e−jnωt
(t2 − t1)n2.ω2
(1− jnωt1 + jnωt)
]∣∣∣∣∣
t2
t1
A2 =
e−jnωt2
(t2 − t1)n2.ω2
(1− jnωt1 + jnωt2)−
e−jnωt1
(t2 − t1)n2.ω2
(1− jnωt1 + jnωt1)
A2 =
1
(t2 − t1)n2.ω2
[
e−jnωt2(1− jnωt1 + jnωt2)− e−jnωt1
]
(C.15)
A2n =
1
(t2 − t1).ω2
[
e−jωt2(1− jωt1 + jωt2)− e−jωt1
]
(C.16)
B2 =
∫ t2+T2
t1+
T
2
(t− t1 − T2 )
(t2 − t1)
.e−jnωtdt
B2 =
1
(t2 − t1)
[e−jnωt(1 + jnωt)
n2.ω2
− e
−jnωt.j(t1 +
T
2
)
n.ω
]∣∣∣∣∣
t2+
T
2
t1+
T
2
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B2 =
[e−jnωt + jnωt.e−jnωt − jnω(t1 + T2 ).e−jnωt
(t2 − t1)n2.ω2
]∣∣∣∣∣
t2+
T
2
t1+
T
2
B2 =
[ e−jnωt
(t2 − t1)n2.ω2
(1− jnω(t1 +
T
2
) + jnωt)
]∣∣∣∣∣
t2+
T
2
t1+
T
2
B2 =
e−jnω(t2+
T
2
)
(t2 − t1)n2.ω2
(1− jnω(t1 +
T
2
) + jnω(t2 +
T
2
))
− e
−jnω(t1+T2 )
(t2 − t1)n2.ω2
(1− jnω(t1 +
T
2
) + jnω(t1 +
T
2
))
B2 =
1
(t2 − t1)n2.ω2
[
e−jnω(t2+
T
2
)(1− jnω(t1 +
T
2
) + jnω(t2 +
T
2
))− e−jnω(t1+T2 )
]
(C.17)
B2n =
1
(t2 − t1).ω2
[
e−jω(t2+
T
2
)(1− jω(t1 +
T
2
) + jω(t2 +
T
2
))− e−jω(t1+T2 )
]
(C.18)
A3 =
∫ t4
t3
(t4 − t)
(t4 − t3)
.e−jnωtdt
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A3 =
1
(t4 − t3)
∫ t4
t3
[
t4.e
−jnωt − t.e−jnωt
]
dt
A3 =
1
(t4 − t3)
[e−jnωt.jt4
n.ω
− e
−jnωt(1 + jnωt)
n2.ω2
]∣∣∣∣∣
t4
t3
A3 =
[j.n.ωt4.e−jnωt − e−jnωt − jnωt.e−jnωt
(t4 − t3)n2.ω2
]∣∣∣∣∣
t4
t3
A3 =
[ e−jnωt
(t4 − t3)n2.ω2
(jnωt4 − jnωt− 1)
]∣∣∣∣∣
t4
t3
A3 =
e−jnωt4
(t4 − t3)n2.ω2
(jnωt4 − jnωt4 − 1)−
e−jnωt3
(t4 − t3)n2.ω2
(jnωt4 − jnωt3 − 1)
A3 =
1
(t4 − t3)n2.ω2
[
e−jnωt3(1− jnω(t4 − t3))− e−jnωt4
]
(C.19)
A3n =
1
(t4 − t3).ω2
[
e−jωt3(1− jω(t4 − t3))− e−jωt4
]
(C.20)
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B3 =
∫ t4+T2
t3+
T
2
(t4 +
T
2
− t)
(t4 − t3)
.e−jnωtdt
B3 =
1
(t4 − t3)
[e−jnωt.j(t4 + T2 )
n.ω
− e
−jnωt(1 + jnωt)
n2.ω2
]∣∣∣∣∣
t4+
T
2
t3+
T
2
B3 =
[jnω(t4 + T2 ).e−jnωt − e−jnωt − jnωt.e−jnωt
(t4 − t3)n2.ω2
]∣∣∣∣∣
t4+
T
2
t3+
T
2
B3 =
[ e−jnωt
(t4 − t3)n2.ω2
(jnω(t4 +
T
2
)− 1− jnωt)
]∣∣∣∣∣
t4+
T
2
t3+
T
2
B3 =
e−jnω(t4+
T
2
)
(t4 − t3)n2.ω2
(jnω(t4 +
T
2
)− 1− jnω(t4 +
T
2
))
− e
−jnω(t3+T2 )
(t4 − t3)n2.ω2
(jnω(t3 +
T
2
)− 1− jnω(t4 +
T
2
))
B3 =
−1
(t4 − t3)n2.ω2
[
(e−jnω(t4+
T
2
)) + e−jnω(t3+
T
2
)
(jnω(t3 +
T
2
)− 1− jnω(t4 +
T
2
))
]
(C.21)
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B3n =
−1
(t4 − t3).ω2
[
(e−jω(t4+
T
2
)) + e−jω(t3+
T
2
)
(jω(t3 +
T
2
)− 1− jω(t4 +
T
2
))
]
(C.22)
∵ C1n =
2
T
[
VS
R
[
A1n +B1n
]
+ IC1
[
A2n − B2n + A3n − B3n
]]
∴ C1n =
2
T
[
VS
R
[
j(t1 − t4) +
1
4ω
(e−2jωt1 − e−2jωt4 + e−2jω(t1+T2 ) − e−2jω(t4+T2 ))
]
+ IC1
[ 1
(t2 − t1).ω2
[
e−jωt2(1− jωt1 + jωt2)− e−jωt1 − e−jω(t2+
T
2
)
(1− jω(t1 +
T
2
) + jω(t2 +
T
2
)) + e−jω(t1+
T
2
)
]
+
1
(t4 − t3).ω2
[
e−jωt3
(1− jω(t4 − t3))− e−jωt4 + (e−jω(t4+
T
2
) + e−jω(t3+
T
2
)(jω(t3 +
T
2
)
− 1− jω(t4 +
T
2
)))
]]]
(C.23)
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∴ Cn =
2
T
[
VS
R
[ 1
(n2 − 1)ω
[
e−jnωt4 .(cos(ωt4) + jn sin(ωt4))− e−jnωt1 .(cos(ωt1)
+ jn sin(ωt1)) + e
−jnω(t4+T2 ).(cos(ω(t4 +
T
2
)) + jn sin(ω(t4 +
T
2
)))
− e−jnω(t1+T2 ).(cos(ω(t1 +
T
2
)) + jn sin(ω(t1 +
T
2
)))
]]
+ IC1
[ 1
(t2 − t1)n2.ω2[
e−jnωt2(1− jnωt1 + jnωt2)− e−jnωt1 − e−jnω(t2+
T
2
)(1− jnω(t1 +
T
2
)
+ jnω(t2 +
T
2
))− e−jnω(t1+T2 )
]
+
1
(t4 − t3)n2.ω2
[
e−jnωt3(1− jnω(t4 − t3))
− e−jnωt4 + (e−jnω(t4+T2 )) + e−jnω(t3+T2 )(jnω(t3 +
T
2
)− 1− jnω(t4 +
T
2
))
]]]
(C.24)
The gure C.3, shows the t spectrum analysis of source current.
Figure C.3: Frequency spectrum Analysis of (IS)
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Appendix D
Matlab Coding of Current Source
Harmonics Analysis
V = 220;
R = 20;
L = 0.00001;
C1 = 0.001;
C2 = 0.000001;
T = 0.02;
t1 = 0.001;
t2 = 0.003;
t3 = 0.007;
t4 = 0.009;
T2 = 0.000005;
td = 0.000001;
ton = 0.000002;
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f = 50;
j = sqrt(-1);
Io = 0.5;
wr = 9500000;
clf
clc
for n = 1:2:19
for t = 0:0.001:0.02
A1 = (1/(w ∗ (n2 − 1))) ∗ (exp(−j ∗w ∗ n ∗ t4) ∗ (cos(w ∗ t4) + (j ∗ sin(w ∗ t4)))−
(exp(−j ∗ w ∗ n ∗ t1) ∗ (cos(w ∗ t1) + (j ∗ n ∗ sin(w ∗ t1)))));
A1n = (j*(t1-t4)/2)+((exp(-2*j*w*t1)-exp(-2*j*w*t4))/(4*w));
B1 = (1/(w ∗ ((n)2−1)))∗ (exp(−j ∗w ∗n∗ (t4+(T/2)))∗ (cos(w ∗ (t4+(T/2)))+
(j ∗ n ∗ sin(w ∗ (t4 + (T/2))))) − (exp(−j ∗ w ∗ n ∗ (t1 + (T/2))) ∗ (cos(w ∗ (t1 +
(T/2))) + (j ∗ n ∗ sin(w ∗ (t1 + (T/2)))))));
B1n = (j*(t1-t4)/2)-((exp(-2*j*w*(t1+(T/2)))-exp(-2*j*w*(t4+(T/2))))/(4*w));
A2 = (exp(−j ∗w ∗ n ∗ t2) ∗ (1− (j ∗ n ∗w ∗ t1) + (j ∗ n ∗w ∗ t2))− exp(−j ∗ n ∗
w ∗ t1))/((t2− t1) ∗ (n)2 ∗ (w)2);
A2n = (exp(−j∗w∗t2)∗(1−(j∗w∗t1)+(j∗w∗t2))−exp(−j∗w∗t1))/((t2−t1)∗w2);
B2 = (((exp(−j ∗ w ∗ n ∗ (t2 + (T/2))) ∗ (1− (j ∗ n ∗ w ∗ (t1 + (T/2))) + (j ∗ n ∗
w ∗ (t2 + (T/2)))))− exp(−j ∗ n ∗ w ∗ (t1 + (T/2))))/((t2− t1) ∗ w2));
B2n = (((exp(−j ∗ w ∗ (t2 + (T/2))) ∗ (1− (j ∗ w ∗ (t1 + (T/2))) + (j ∗ w ∗ (t2 +
(T/2)))))− exp(−j ∗ w ∗ (t1 + (T/2))))/((t2− t1) ∗ w2));
A3 = ((exp(−j ∗w∗n∗ t3)∗ (1− (j ∗n∗w∗ (t4− t3)))−exp(−j ∗n∗w∗ t4))/((t2−
t1) ∗ w2));
A3n = ((exp(−j∗w∗t3)∗(1−(j∗w∗(t4−t3)))−exp(−j∗w∗t4))/((t2−t1)∗w2));
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B3 = ((exp(−j ∗w ∗ n ∗ (t4 + (T/2)))) + (exp(−j ∗w ∗ n ∗ (t3 + (T/2))) ∗ ((j ∗ n ∗
w ∗ (t3 + (T/2)))− 1− (j ∗ n ∗ w ∗ (t4 + (T/2))))))/((t3− t4) ∗ n2 ∗ w2);
B3n = ((exp(−j ∗w ∗ (t4 + (T/2)))) + (exp(−j ∗w ∗ (t3 + (T/2))) ∗ ((j ∗w ∗ (t3 +
(T/2)))− 1− (j ∗ w ∗ (t4 + (T/2))))))/((t3− t4) ∗ w2);
hold on
if n == 1;
C = abs((2/T)*((V/R)*(A1n + B1n)+((Ic)*(A2n-B2n+A3n-B3n))));
else
C = abs((2/T)*((V/R)*(A1 + B1))+((Ic)*(A2-B2+A3-B3)));
end
stem (n,C)
C
hold on
end
end
278
Appendix E
Data sheet of (IPP070N08N3)
MOSFET
279
IPP070N08N3 G IPI070N08N3 G
IPB067N08N3 G

™3 Power-Transistor
Features
Q#451<6? B89786B5AE5>3 I CG9D3 89>7 1>4 CI>3 
 B53 

Q( @D9=9J54 D53 8>? <? 7I 6? B    3 ? >F5BD5BC
Q H3 5<<5>D71D5 3 81B75 HR  @B? 4E3 D ( & 
Q' 	3 81>>5< >? B=1<<5F5<
Q    1F1<1>3 85 D5CD54
Q)2 	6B55 @<1D9>7 + ? " , 3 ? =@<91>D
Q* E1<96954 13 3 ? B49>7 D? $    

6? BD1B75D1@@<93 1D9? >C
Q" 1<? 75>	6B55 13 3 ? B49>7 D? #       	 	 
Maximum ratings, 1DT    T  E><5CC? D85BG9C5 C@53 96954
Parameter Symbol Conditions Unit
 ? >D9>E? EC4B19>3 EBB5>D I  T    T
  
T     T 
)E<C54 4B19>3 EBB5>D
 I  T    T 
 F1<1>3 85 5>5B7I C9>7<5 @E<C5
 E  I      R      
!1D5 C? EB3 5 F? <D175 V   
)? G5B49CC9@1D9? > P  T    T  
( @5B1D9>7 1>4 CD? B175 D5=@5B1DEB5 T  T  	  


    T
#  3 <9=1D93 3 1D57? BI  #' #    	       

,55 697EB5   6? B=? B5 45D19<54 9>6? B=1D9? >
Value

$ 	,-   1>4 $  ,  

,55 697EB5  6? B=? B5 45D19<54 9>6? B=1D9? >
V   
R  ,? >=1H,&    
I   
Product Summary
Type #))   '   '  ! #)#   '   '  ! #)    '   '  !
Package   
Marking   
+ 5F
  
 @175      	  	 
IPP070N08N3 G IPI070N08N3 G
IPB067N08N3 G
Parameter Symbol Conditions Unit
min. typ. max.
Thermal characteristics
-85B=1<B5C9CD1>3 5 :E>3 D9? >	 3 1C5 R     
-85B=1<B5C9CD1>3 5 R  =9>9=1<6? ? D@B9>D 	 	  
:E>3 D9? >	 1=2 95>D  3 =

3 ? ? <9>7 1B51
   
Electrical characteristics, 1DT    T  E><5CC? D85BG9C5 C@53 96954
Static characteristics
 B19>	C? EB3 5 2 B51;4? G>F? <D175 V  V   .  I   =    
!1D5 D8B5C8? <4 F? <D175 V  V V  I    V    
05B? 71D5 F? <D175 4B19>3 EBB5>D I 
V    .  V   . 
T    T
   
V    .  V   . 
T     T
  
!1D5	C? EB3 5 <51;175 3 EBB5>D I  V    .  V   .    
 B19>	C? EB3 5 ? >	CD1D5 B5C9CD1>3 5 R  V    .  I        
V   .  I       
 B19>	C? EB3 5 ? >	CD1D5 B5C9CD1>3 5 R 
V    .  I     

  
V   .  I     

  
!1D5 B5C9CD1>3 5 R     
 g 
V I R 
I    
   

 5F93 5 ? >  == H  == H 
 == 5@? HI )   +  G9D8 3 =

? >5 <1I5B   V = D893 ; 3 ? @@5B1B51 6? B4B19>
3 ? >>53 D9? >
 )   9CF5BD93 1<9>CD9<<19B

Values
+ 5F
  
 @175      	  	 
IPP070N08N3 G IPI070N08N3 G
IPB067N08N3 G
Parameter Symbol Conditions Unit
min. typ. max.
Dynamic characteristics
#>@ED3 1@13 9D1>3 5 C     
( ED@ED3 1@13 9D1>3 5 C    
+ 5F5BC5 DB1>C65B3 1@13 9D1>3 5 C    
-EB>	? >45<1I D9=5 t     
+ 9C5 D9=5 t    
-EB>	? 6645<1I D9=5 t    
 1<<D9=5 t    
!1D5  81B5  81B13 D5B9CD93 C

!1D5 D? C? EB3 5 3 81B75 Q     
!1D5 D? 4B19>3 81B75 Q    
,G9D3 89>7 3 81B75 Q    
!1D5 3 81B75 D? D1< Q    
!1D5 @<1D51E F? <D175 V     
( ED@ED3 81B75 Q  V    .  V   .    
Reverse Diode
 9? 45 3 ? >D9>? EC6? BG1B4 3 EBB5>D I     
 9? 45 @E<C5 3 EBB5>D I    
 9? 45 6? BG1B4 F? <D175 V 
V   .  I     
T    T
   
+ 5F5BC5 B53 ? F5BI D9=5 t     
+ 5F5BC5 B53 ? F5BI 3 81B75 Q     

,55 697EB5   6? B71D5 3 81B75 @1B1=5D5B4569>9D9? >
V    .  I I 
i t      V C
T    T
Values
V   .  V    . 
f   & " J
V    .  V    . 
I      R   
 
V    .  I     
V   D?   .
+ 5F
  
 @175      	  	 
IPP070N08N3 G IPI070N08N3 G
IPB067N08N3 G
1 Power dissipation 2 Drain current
P T  I T  V   .
3 Safe operating area 4 Max. transient thermal impedance
I V  T    T  D  Z t 
@1B1=5D5B t  @1B1=5D5B D t T
 V C
  V C
   V C
 =C
  =C

103
102
101
100
10210110010-1
V DS [V]
I D
[A
]
<9=9D54 2 I ? >	CD1D5

C9>7<5 @E<C5






101
100
10-1
10-2
10010-110-210-310-410-5
t p [s]
Z
th
JC
[K
/W
]
0
50
100
150
0 50 100 150 200
T C [°C]
P
to
t
[W
]
0
20
40
60
80
100
0 50 100 150 200
T C [°C]
I D
[A
]
+ 5F
  
 @175      	  	 
IPP070N08N3 G IPI070N08N3 G
IPB067N08N3 G
5 Typ. output characteristics 6 Typ. drain-source on resistance
I V  T    T R I  T    T
@1B1=5D5B V  @1B1=5D5B V 
7 Typ. transfer characteristics 8 Typ. forward transconductance
I V  KV I R  g I  T    T
@1B1=5D5B T 
 .  
 .
 .
 
 .
 .
 .
  .
0
4
8
12
16
20
0 40 80 120 160
I D [A]
R
D
S(
on
)
[m
]
  T   T
0
30
60
90
120
150
180
0 2 4 6 8
V GS [V]
I D
[A
]
0
40
80
120
160
0 40 80 120 160
I D [A]
g
fs
[S
]
 
 .
 .
 
 .
 .
 
 .
 .
 .  .
0
40
80
120
160
200
240
280
320
0 1 2 3 4 5
V DS [V]
I D
[A
]
+ 5F
  
 @175      	  	 
IPP070N08N3 G IPI070N08N3 G
IPB067N08N3 G
9 Drain-source on-state resistance 10 Typ. gate threshold voltage
R T  I      V    . V T  V V 
@1B1=5D5B I 
11 Typ. capacitances 12 Forward characteristics of reverse diode
C V  V   .  f   & " J I V 
@1B1=5D5B T 


0
5
10
15
-60 -20 20 60 100 140 180
T j [°C]
R
D
S(
on
)
[m
]   V 
   V 
0
1
2
3
4
-60 -20 20 60 100 140 180
T j [°C]
V
G
S(
th
)
[V
]



104
103
102
101
0 20 40 60 80
V DS [V]
C
[p
F]
  T
   T
  T    
   T    
103
102
101
100
0 0.5 1 1.5 2
V SD [V]
I F
[A
]
+ 5F
  
 @175      	  	 
IPP070N08N3 G IPI070N08N3 G
IPB067N08N3 G
13 Avalanche characteristics 14 Typ. gate charge
I t  R     V Q  I     @E<C54
@1B1=5D5B T  @1B1=5D5B V 
15 Drain-source breakdown voltage 16 Gate charge waveforms
V T  I   =
  .
  .
  .
0
2
4
6
8
10
12
0 10 20 30 40 50
Q gate [nC]
V
G
S
[V
]
60
65
70
75
80
85
90
-60 -20 20 60 100 140 180
T j [°C]
V
B
R
(D
SS
)
[V
]
V 
Q gate
V  
Q 
Q  Q 
Q 
Q g
  T
   T
   T
1
10
100
0.1 1 10 100 1000
t AV [µs]
I A
V
[A
]
+ 5F
  
 @175      	  	 
IPP070N08N3 G IPI070N08N3 G
IPB067N08N3 G
PG-TO263-3 (D²-Pak)
+ 5F
  
 @175      	  	 
IPP070N08N3 G IPI070N08N3 G
IPB067N08N3 G
PG-TO262-3 (I²-Pak)
+ 5F
  
 @175      	  	 
IPP070N08N3 G IPI070N08N3 G
IPB067N08N3 G
PG-TO220-3
+ 5F
  
 @175       	  	 
IPP070N08N3 G IPI070N08N3 G
IPB067N08N3 G
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2008 Infineon Technologies AG
All Rights Reserved.
Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of
conditions or characteristics. With respect to any examples or hints given herein, any typical
values stated herein and/or any information regarding the application of the device,
Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind,
including without limitation, warranties of non-infringement of intellectual property rights
of any third party.
Information
For further information on technology, delivery terms and conditions and prices, please
contact the nearest Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances. For information
on the types in question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with
the express written approval of Infineon Technologies, if a failure of such components can
reasonably be expected to cause the failure of that life-support device or system or to affect
the safety or effectiveness of that device or system. Life support devices or systems are
intended to be implanted in the human body or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user
or other persons may be endangered.
+ 5F
  
 @175       	  	 
Mouser Electronics
  
Authorized Distributor
 
  
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
 
 
 
 Infineon:  
  IPB067N08N3 G  IPP070N08N3 G  IPI070N08N3 G
